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Section 1 
INTRODUCTION AND SUMMARY 
Schottky diodes have long been attractive for high power applications by 
virtue of their reduced power loss in forward conduction and their rapid re­
covery time compared with p-n junction rectifiers. These virtues are bal­
anced by the disadvantages of greater reverse leakage current, lower re­
verse bias breakdown voltage, and far greater variability in electrical 
characteristics due to processing problems. Severe compromises must thus 
be made in balancing forward drop against reverse leakage current and volt­
age. The dominant material parameter determining both forward drop and 
reverse leakages is 0 b, the metal-silicon Schottky barrier height. Notwith­
standing this, reliable data for the barrier heights of various metals against 
silicon, obtained from well characterized metal-silicon interfaces fabricated 
by a reproducible process, have not hitherto been available, with but a few 
exceptions. The basic data required to make .the design compromises needed 
for optimum Schottky rectifier design have thus not been available. The 
reason for this is the same as for the variability in Si Schottky diode elec­
trical characteristics - the great difficulty in removing the last fraction of a 
monolayer of native SiO2 inevitably present upon a silicon surface and getting 
intimate, direct, contact between the barrier metal and the silicon. 
A theoretical analysis of the efficiency of operation of p-n junction and. 
Schottky rectifier bridges has been performed. This study indicates that for 
full bridge operation at low frequencies Schottky power rectifiers are pre­
ferred over p-n junctions for bridge ratings up to 100-200 volts. .High fre­
quency operation extends the voltage range where Schottkys are preferred. 
Phase I of the present effort comprised the acquisition of the barrier 
data and processing parameters required to design the diode of the contract 
specifications. Phases II and III were concerned with the actual fabrication 
and testing of devices built applying the technology and following the design 
of Phase I. 
Our efforts were focused upon the contract specification goals. In 
Phase H these were (a) reverse D.C. blocking capability of 200 volts, (b) 
0.6 volt max forward drop at 25 amp forward D.C. current, (c) maximum 
reverse leakage of 50 ma at 1000C, and (d) 50 nsec reverse recovery time. 
The Phase li goals were (a) reverse D.C. blocking capability of 100 volts, 
(b) 0. 6 volt max forward drop at 50 amp forward current, (c) max reverse 
leakage of 5 ma at 1000C, and (d). 50 nsec reverse recovery time. 
We have developed reproducible methods for the fabrication of Schottky
diodes for the metals tungsten, aluminum, conventional platinum-silicide 
and low temperature platinum-siicide. We have measured barrier heights 
GENERAL 0 ELECTRIC
 
and, barrier lowering for these materials, thereby allowing us to predict ac­
curately the reverse junction leakage and the ideal forward characteristics 
for any specific diode design. We have, further, developed a processing 
procedure which results in high-yield fabrication of large area mesa 
geometry Schottky diodes with reverse breakdown capability that is upwards 
of 50% of theoretical values. We have, in brief, 'generatedithe baseline 
data - ideal material parameters; processing sequences; and knowledge of 
practical limits - that are required for the design fabrication and assembly 
of high power-high voltage Schottky diodes. 
We have successfully applied the procedures developed by this program 
to the fabrication of finished power mesa Schottky diodes. Twenty-six 
diodes substantially meeting Phase I goals and thirty-one diodes substan­
tially meeting Phase II goals were delivered to NASA Lewis. 
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Section 2 
INTRODUCTORY TECHNICAL DISCUSSION 
2. 1 General Characteristics of Schottky Diodes 
In order to provide a framework for discussion, it will be beneficial to 
consider some of the basic physics of metal-semiconductor contacts. When­
ever a metal contacts silicon, a potential barrier is formed between the two. 
The situation for n-type Si, is illustrated schematically in Figure 1. In the 
Schottky theory of barrier formation, (1,2) 
Ob = 0m - Xs ) 	 (1) 
where om is the metallic work function and X. is the electron affinity of the 
Si. A second model of barrier formation, due to Bardeen, (3) gives 
b = -0o ' 	 (2) 
where 'P is the Si energy gap and 00 is the energy of the highest filled sur­
face stafe, measured with respect to the top of the valence band at the 
l VACUUM- T 
LEVEL' 
- REPRODUCIBILITY OF THE 
ORIGINAL PAGE IS POOR 
s 
_ Ec 
E­
(a)METAL- SEMICONDUCTOR 	 (b) METAL- SEMICONDUCTOR BARRIER,
BARRIER PRIOR TO CONTACT 	 AFTER CONTACT AND IN THERMAL 
EQUILIBRIUM. 
Figure 1. Metal -semiconductor interface 	before and after contact formation 
3 
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surface. Experimental data(4 , 5) seem to indicate that the true barrier height 
lies somewhere between the values predicted by (1) and (2). 
In general, the current-voltage characteristic of a Schottky diode is 
represented by 
where V is the applied voltage, I is the total current, R is the sum of all 
series resistances in the device, n is a "slope" factor which indicates a 
deviation from "ideality" in a given device, and Js is the "saturated emis­
sion current" given by 
LA]s =A*T 2 exp (4) 
where A* is the effective Richardson constant and Ob is the barrier height. 
Equations (3) and (4) assume that thermionic emission over the barrier is 
the dominant transport mechanism and the deviation of n from unity is a 
measure of the departure from this assumption. It is seen from (3) that 
large values of n will be responsible for excessive voltage drops in the for­
ward direction, as well as large values of R. 
Although (3) and (4) accurately describe most forward characteristics, 
reverse-leakages in excess of that predicted by (3), i.e., J >Js are fre­
quently observed, particularly at high values of reverse bias. This effect is 
due to three separate sources. The first of these sources is the presence 
of a generation-recombination current. The second contribution to the 
"excess" reverse leakage is due to an image lowering of the barrier at high 
fields(6). The value Of0b used in (4) should be modified toeb - Lb where 
A4b is given by( 7) 
(qgi) 1/2
4ff=ca 12 (5) 
where Pm is the maximum electric field existing at the metal-semiconductor 
interface, E s is the dielectric permittivity of the semiconductor, and a is an 
empirical parameter. Unfortunately, the aem term in (5) is not always 
negligible and therefore it is not possible to calculate the barrier lowering 
accurately. Since the "excess" device leakage current depends exponentially 
on A4b, it becomes necessary to make a precise measurement of A4b in 
order to specify the leakage current for a given device design. A third con­
tribution to the "excess" reverse current may arise from surface leakage 
currents. 
4 
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2.2 Experimental Determination of Schottky Diode Parameters 
These preceding considerations show that the important parameters in 
Schottky diode design are Ob, n and if high reverse voltages (Vr) are re­
quired, a knowledge of A(Vr) is also required. Of these, n is most easily 
obtained. From (3) it is seen that n can be obtained from the slope of a logJ 
vs (V-In) plot for eV> - 3nkT. Js can be obtained from the zero voltage 
intercept of the same plot, and can then be used to calculate Ob, using 14). 
There may be some doubt as to the correct value of A* to be used, (8, ) but 
the value of Ob determined in this manner is not particularly sensitive to 
the value of A* used. A second method of detern-ng b is from a measure­
ment of depletion capacitance vs reverse bias. (10) This method also yields 
the value of Nd (or Na) the density of donors (acceptors) in the semiconduc­
tor. A final method of determining 'b is by photoemission over the bar­
rier. (11) With this method, the interface is illuminated through the Si, and 
the zero current intercept of the extrapolated photocurrent (into the Si) vs 
photon energy plot gives the barrier height. Illumination through the Si is 
possible because the barrier heights'are less than the band gap of Si. It is 
desirable to-measure @b by several methods on the same device. Any sig­
nificant variation in the value determined by the independent measurements 
is an indication of a faulty measurement, or the presence of complicating 
factors (such as a nonintimate metal-Si contact) in the interface regions. 
Whatever the cause of these complicating factors, the result is to produce an 
essentially noncharacterizable device andthus all measurements made on 
such a device are to be distrusted. 
Of the three parameters discussed, the measurement of Abb(Vr) is by 
far the most difficult. It is possible to make photo-measurements as a func­
tion of reverse bias and thus ,obtain Ab(Vr), but for large values of Vr, the 
presence of a large thermionic, current over the barrier so dominates the 
photo current that even ac measurement techniques are often unreliable. The 
problem is further compounded if a measurement of A~b(Vr) is attempted at 
elevated temperatures. 
A second method of-obtaining A0b(Vr) is to measure the reverse leakage 
current as a function of reverse bias. The "excess" leakage current can 
then be used to obtain A @b using Equation (4). Although this is a relatively 
quick and simple measurement it is somewhat unreliable since the implicit 
assumption is made that all the reverse leakage current is due to thermionic 
current over the barrier. The presence of other contributions to the re­
verse leakage current will lead to erroneously high values of Ab(Vr). 
A third method of determining Abb(Vr) involves measurement of the 
reverse leakage current (Ir) at a fixed value of reverse bias as a function of 
junction (contact) temperature. The slope of a plot of log Irvs 1/T will then 
give Ob at the given value of reverse bias. A complete knowledge of Ab(Vr) 
requires measurement of Iras a function of temperature at a series of 
5 
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reverse bias values. Care must be taken to insure that the junction tempera­
ture is measured accurately. Once again the assumption is made that all of 
the reverse current is due to thermionic current over the barrier. However, 
with this method the validity of that assumption can be checked, since the 
presence of other contributions to the reverse current will in general pro­
duce a nonlinear log Irvs I/T plot. This can then be used as an indication 
that a false value of A&b has been measured. 
2.3 Reverse Breakdown Considerations 
Under reverse bias conditions, the Schottky barrier supports the exter­
nal voltage in a way quite similar to a p-n junction under similar conditions. 
In the underlying silicon, a depletion region is formed from which essentially 
all mobile charge is removed leaving the ionized impurities to create a 
space-charge region. The resulting electric field supports the applied volt­
age. The numerical values of resistivity and thickness of depletion layer
encountered in Schottky rectifier design are quite comparable to those found 
in p-n junction rectifiers. Figure 2 illustrates the design of such blocking 
layers. (11) Here we have plotted a family of curves showing the relation­
ship between resistivity and depletion layer thickness for various choices of 
breakdown voltage. 
I 
-­
0 1... , 
a 
i " 
, 46, 
DEPLETION WIDTH, CM
 
Figure 2, Voltage variation of depletion width and avalanche 
breakdown voltage for ideal planar step junction 
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Figure 2 applies for designs in which the depletion layer is considered 
to be plane parallel. If, however, the depletion layer takes the shape nor­
mally associated with a planar junction, then the curves of Figure 3 must be 
used. (12) Here we see that for a hemispherical approximation to a planar 
junction the curvature, because of the increased field intensity, causes the 
breakdown voltage for the junction to be lower than it would be otherwise. 
Theoretically, it is possible to make planar junctions of reasonable dimen­
sions up to about 1000 volts breakdown. More frequently, one uses the 
planar technique for lower voltage applications. 
The effect of junction or depletion layer curvature becomes increasingly 
significant as the radius of the curved portion becomes smaller, as Figure 3 
illustrates. In Schottky barrier devices this difficulty becomes acute be­
cause the effective radius of the depletion layer near the edges of the Schottky 
metal layer becomes very small indeed. The electric field, therefore, is 
greatly enhanced and may exceed the avalanche field intensity of silicon (see 
Figure 4). This difficulty can be avoided by providing a diffused guard ring 
region under the periphery of the metal-semiconductor interface as is illus­
trated in Figure 5. In effect, a junction diode is placed in parallel with the 
Schottky diode. It does not contribute in any important way to forward con­
ducting characteristics because the on-state voltage drop of the Schottky diode 
1000 : F.. Si 
rj-101,PLANE 
(rj- -) CYLINDRICAL 
--- SPHERICAL 
100 
-

11014 1015 10 16 1017 10 18 
ND (cn-1 ) 
Figure 3. The effects of junction curvature upon avalanche 
breakdown voltage 
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Figure 4. Idealized simple planar Schottky diode structure 
MORE GENTLY P-TYPE GUARD RING 
CURVED DEPLETION TAL- OXIDE 
LAYER BOUNDARY \ , EPITAXIAL Si 
SUBSTRATE 
n+ 
Figure 5. Schottky diode with p-n junction guard ring 
is less than that of the junction diode. In the reverse direction, however, 
this diffused region acts to increase the radius of curvature of the depletion 
layer at the place where, without its presence, the radius would be very 
small. A significant reduction in electric field is thus accomplished and the 
reverse characteristics of the diodes so made are considerably improved. 
A similar effect can be obtained by use of the MOS effect as illustrated 
in the device of Figure 6. Here the oxide surrounding the metal-semicon­
ductor contact is made of an appropriate thickness so that under reverse bias 
conditions inversion of the surface of the silicon can occur and the depletion 
layer is thus extended laterally beyond the region of Schottky action. By 
properly shaping the oxide near the edge of the contact, this action can spread 
the depletion layer across the surface much more rapidly than it spreads ver­
tically away from the surface and low surface electric field can be maintained. 
This technique is difficult to implement in practice, however, because the de­
tailed shape of the oxide edge at the boundary' of the -Schottky metallization is 
crucial. 
Still another approach to reducing the surface field (13) of the edge of the 
Schottky junction is illustrated in Figure 7. This technique applies princi­
pally to power Schottky devices where the dimensions of the device permit 
beveling of the edge of the pellet without requiring a large increase in the 
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Figure 6. Schottky diode with beveled oxide to reduce field concentration 
DEPLETION LAYER DEPLETION LAYERBOU RDARY7 
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EXTENDED ALONG 

BEVELED EDGE METAL rOXIDE 
LOWERING FIELD p+GUARD RING 
(OPTIONAL) 
--. EPITAXIAL Si 
/:7SUBSTRATE 
Figure 7. Schottky diode with both p+ guard ring and edge beveling 
area of the silicon pellet. This technique is directly analogous to that used 
in many p-n junction diodes where reduced surface electric fields are pro­
vided by properly shaping the edge of the silicon pellet. 
Yet another approach to reducing the surface field at the edge relies on 
forming the contact on a "mesa" as is shown in Figure 8. This method in­
corporates some of the features of the MOS technique and the beveling tech­
nique in a manner which offers great advantages in terms of device fabri­
cation. The extension of the metallization over the oxide, combined with the 
"mesa" shape, results in the equipotentials in the Si'being displaced away 
from metal-Si contact edge rather than "crowding" toward it as is the case 
illustrated in Figure 4. This results in a decrease rather than an enhance­
ment of the electric field at the contact edge. It is true that the field is en­
hanced at the edge of the metallization, but this edge is over the oxide which 
is easily capable of supporting the increased electric field there. This tech­
nique has a further advantage over the guard ring approach in that it elimi­
nates several process steps (cutting the guard ring in the oxide, diffusing the 
guard ring, and etching the Si to minimize the series drop as is discussed in 
Section 2.5.2). 
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Figure 8. Mesa Schottky diode 
All of the above techniques, whether singly, or in combination, can be 
employed to minimize the concentration of electric fields at the perimeter of 
the Schottky metal-semiconductor -interface region and thus provide suitable 
low current reverse blocking characteristics. The influence of surface im­
purities is also much reduced in this way. 
It was our opinion at the outset of the contract effort that the mesa 
geometry represented the best approach to meeting the contract goals. Most 
important, this approach affords a way to fabricate a power Schottky diode 
with the minimum possible series resistance. The reason for this is that the 
breakdown voltage observed with this structure is that for a planar device, 
since the field is reduced rather than enhanced at the contact edges. Thus the 
required Si resistivity for a given breakdown voltage is the minimum possible 
value, and is determined solely by the required breakdown voltage, and not 
by the radius of curvature of the guard ring junction. In addition, the fact 
that there is no deep guard ring diffusion implies that the required thickness 
of the epitaxial layer is just equal to the depletion width at breakdown, as 
given by the curves in Figure 2. This means that the minimum possible 
epitaxial thickness can be employed, without using the acid etching technique 
to reduce thickness described by Heymann and Petruzella. (14) Since the 
series resistance of a Shottky diode is proportional to the product of the 
epitaxial thickness and resistivity, the mesa geometry offers the theoretical 
minimum series resistance for a given breakdown voltage, and presents the 
designer with the opportunity to achieve the nearest approach possible to 
ideal forward characteristics. 
2.4 Effect of Barrier Height on Schottky Diode Performance 
Most carefully done metal depositions on good quality, clean Si with 
proper contact geometry result in n values [in (3)] between 1.0 and 1. 1, and 
thus n is not of primary importance in determining device performance. 
Because of the exponential dependence of Js on 4b, Ob is by far the most im­
10 
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portant factor in determining diode performance. This fact is evident from 
the results of Heymann and Petruzella, ?14) who noted that with W-Si Schottky 
diodes (Ob z 0.67 eV), they could easily meet the required 25A at 0. 5V for­
ward condition (I > 30A at 0. 5V was obtained) but failed to meet the 100 ma 
at 100V reverse leakage criterion at 1000C. They also noted that using con­
=
ventional PtSi-Si Schottky diodes (Ob 0.85 e V), they could easily meet the 
required reverse leakages at 1000C (Ir < 0.4 ma was obtained) but that with 
these devices they experienced difficulty meeting the forward requirements. 
From these observations it is clear that the ideal device would employ a 
barrier intermediate to that of W and conventional PtSi. This would allow 
one to "trade" some of the "excess" forward current capability for reverse 
leakage at 100C. 
In concluding their report, Heymann and Petruzella( 14) suggest that the 
limitation of the conventional PtSi-Si guard ring structure has been reached. 
They state that: 
"A forward voltage drop of 0. 5 V for a 1000C Schottky device with 
blocking capability of 100V or higher would always be a problem
regardless of size due to the inherent high voltage of the barrier 
required. In the case of (conventional) platinum silicide, the bar­
rier voltage is about 0.4 volt for a 100 volt device. When the volt­
age due to solders and contacts of about 0. 1 volt is added, the 
desired limit of the forward voltage is reached without even con­
sidering the resistive drop in the silicon." 
These considerations make it clear that a continuous range of 4b values 
between W (0.67 eV) and conventional PtSi (0.85 eV) would be desirable in 
order to provide for the optimum Schottky design over a wide range of re­
verse voltages and temperatures. Obviously such a continuous range is not 
physically possible, but our research at GE Corporate Research and Develop­
ment has provided a number of acceptable contact materials and deposition 
processes which span this desired range and provide us with a unique capa­
bility for Schottky diode design and fabrication. These materials and pro­
cesses are discussed in Sections 2. 5.4 and 2. 6. 
2. 5 Effect of Silicon Properties on Schottky Diode Performance 
2. 5.1 Effect of Minority Carrier Lifetime 
Certain material properties which affect the forward voltage character­
istics of conventional junction rectifiers have much less significance when 
considering design of Schottky devices. The minority carrier lifetime, for 
example, which affects the forward conducting voltage drop of a p-n junction 
diode due to its influence on the diffusion length of minority carriers, has 
relatively little effect on the forward characteristics of a Schottky diode, Of 
course, in the reverse blocking condition, since recombination centers act 
11 
GENERALa ELECTRIC 
as charge generation sites, one would expect similar behavior for both de­
vices; that is, low lifetime material would cause increased space-charge 
generation current and thus a higher leakage current under reverse bias. 
But in the forward bias condition, since the Schottky diode is a majority car­
rier device, recombination and lifetime considerations need not be considered. 
2. 5.2 Effect of Si Resistivity (doping density) and Carrier Mobility 
To take the place of lifetime as a determining factor in the conducting 
voltage drop, one must take into account the series resistance of the silicon 
and other layers used in the device. Conductivity modulation plays an im­
portant role in p-n junction rectifiers in reducing the effective series re­
sistance of the silicon layers present in the active areas of the device. In a 
Schottky diode, however, conductivity modulation plays practically no part. 
Therefore, a series resistance is encountered in the Schottky diode which 
may be a significant fraction of the total resistance of the active device. One 
cannot reduce the series resistance below a certain point, because this im­
plies reducing the resistivity of the silicon under the barrier, and thus re­
ducing the reverse breakdown capability of the device. On the other hand, if 
the resistivity of the silicon is higher than necessary, the series resistance 
will be unduly raised, and either the forward conducting drop will rise, or 
the area of the device would have to be increased tb compensate. 
One approach toward minimizing the series resistance of a power Shottky 
diode is that adopted by Heymann and Petruzella, (14) who used epitaxial 
material and then further thinned the high resistivity Si under the contact to 
prbvide a structure with minimum series resistance consistent with the re­
quired reverse breakdown specifications. Another approach is the mesa 
technique discissed in Section 2.3. 
A second effect of Si resistivity on Schottky diode performance has 
already been discussed, in Section 2.3 (effect of p on the reverse breakdown). 
Two other possible effects of resistivity must also be considered. They are 
the effect of p on barrier height and the effect of p on the image lowering of 
the barrier under high reverse bias. A study: has indicated that the barrier 
height in silicon is independent of doping density over the range 0. 15 ohm-cm 
<pK 20-ohm-cm. Since this range includes the resistivities normally em­
ployed in Schottky diode fabrication, we may conclude that Ob is independent 
of p. The dependence of Ab on p results from the dependence of 8 m (Equa­
tion 5) on p, and is of the form (7) em oc 1 V-id. 
The carrier mobility does not exert a direct influence on Schottky diode
 
performance. However, it must be remembered that the mobility is a func­
- tion of doping density, and therefore the usual studies which involve a varia­
tion of resistivity also include a variation of mobility as a-result.
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2. 5.3 Effect of Dislocation Density and Surface Defects 
One effect of high dislocation density has already been discussed in Sec­
tion 2. 5. 1. A second, more subtle, effect occurs when etch down processes 
are employed to minimize the series resistance. Preferential etching may 
occur at the site of a crystal defect, leading to a reduced epitaxial thickness 
at that point. A second effect of preferential etching is to create etch pits 
which give rise to high field points in reverse bias. Both of these effects can 
significantly reduce the reverse breakdown voltage of a given device. These 
considerations become more important for large area barriers. 
2. 5.4 Si Orientation Effects 
One area of possible importance which has received little attention is the 
effect of Si orientation on device performance. The orientation of Si used to 
fabricate the barrier might be expected to influence three diode parameters, 
all of which have an influence on J., as given by Equation (4); these are A*, 
ANb(Vr), and 9b itself. Effects of orientations on A* have been shown(8) to 
be small for Si [A* varies by less than 5 percent from <100>to<111>] and 
since device characteristics are only weakly influenced by the value of A* 
this effect is unimportant. Possible effects of orientation on A&b(Vr) would 
come through the a8m term in (5). This term arises from "the presence of 
a bound charge distribution near the metal-semiconductor interface"( 7) and 
thus might be sensitive to the detailed atomic arrangement of the Si at the 
interface.
 
Such effects are not *ell understood,' and require careful study, because 
of the profound effect barrier lowering has on reverse leakage currents. 
Equally important is the effect of orientation on 6b, and the resultant effect 
on diode performance as discussed in Section 2.4. 
Research previously done at GE Corporate Research and Development 
has indicated that an orientation effect on barrier height does exist and 
should prove valuable in the design of a wide range of Schottky devices. Our 
results for Al have been confirmed by Gutknecht and Strutt. (15) Preliminary 
data showing the barrier heights and orientation effects of the materials we 
have studied to date are shown in Figure 9. Figure 9 shows that use of the 
orientation effect enables us to choose the barrier material and Si orienta­
tion which results in the most nearly optimum diode design to meet the re­
quired specifications. In Figure 9 we have plotted two sets of data for PtSi, 
one labeled "cony." for PtSi contacts formed in a conventional manner, i.e., 
sputter-depositing 400A of Pt onto Si, then heating the samples to 6000C for 
20 minutes in a high purity argon atmosphere. The data labeled "low" refer 
to contacts formed by our low temperature process, described in Section 2.6. 
The only barrier heights we have listed on Figure 9 are for those ma­
terials for whibh reliable processes for contact formation exist. We exclude 
from this list-materials and processes which produce diodes with large n 
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Figure 9. Barrier heights of W, Al, conventionally formed Pt-Si and "low 
temperature" Pt-Si for major n-Si crystallographic orientations 
values, or result in a large variation of barrier heights'from device to de­
vice. The principal cause of this variation is the presence of a thin "native" 
oxide on Si. 
2. 6 New Barrier Materials 
A new technology which we feel provides a significant advantage is the 
"low temperature" PtSi-Si contact system which we have -developed and which, 
when used in conjunction with the <111>Si orientation provides us with a ma­
terial having a barrier height of 0. 78 eV. Although we do not understand how 
this material is different from conventionally formed PtSi-Si contacts, we 
have shown that we can reproducibly form this new contact. 
As discussed in Section 2. 5.4 PtSi contacts are conventionally formed by 
sputter depositing Pt onto Si and then heating the wafer in an inert atmosphere 
to a temperature of approximately 6000C to allow the Pt to react with the Si. 
In our new process, we sputter deposit the Pt onto a heated Si wafer so that 
the reaction proceeds simultaneously with deposition. The normal thickness 
of the deposited Pt layer is 400X. 
Although this new material appears attractive because it offers a barrier 
height intermediate to that of W and conventional PtSi, two other important 
factors must be considered before we can accept it as a useful barrier ma­
terial. The first question one must ask is how reproducibly can this material 
be formed, and the second is are the n values suitably low to yield high-quality 
Schottky diodes. Experimental data bearing on these two points will be pre­
sumed in Section 4. 
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Section 3 
RECTIFICATION EFFICIENCY 
3.1 General Considerations 
Schottky barrier diodes possess two basic physical properties which 
distinguish their electrical characteristics from those of p-n junctions. 
First, they are majority carrier devices where the current is almost ex­
clusively due to majority carrier flow; and second, Ob, the diode barrier 
height, is smaller than the semiconductor band gap. Schottky barrier signal 
type diodes which take advantage of the inherent, high speed capability as­
sociated with the majority carrier nature of the device have been in use for 
many years in a wide variety of high speed applications. The second prop­
erty, however, has been far less exploited. Schottky diodes which take ex­
plicit advantage of the reduced barrier height and thus reduced forward 
power dissipation, are not very common. 
In this section we will investigate the rectification properties of Schottky 
diodes over a wide range of voltage ratings, power dissipation, and operating, 
frequency. We will permit the barrier height to be variable in order to de­
termine the optimum barrier height for each application. We will compare 
these results with those for corresponding p-n junction rectifiers in order to 
determine and specify, insofar as efficiency of power conversion is con­
cerned, the range of frequency and voltage over which Schottky rectifiers 
and preferred to p-n junction rectifiers. 
A normalized power loss, L, may be defined for any rectifier circuit by 
means of the equation 
L POWER DISSIPATEDPOWER DELIVERED TO LOAD (6) 
For the case of the full bridge circuit with resistive load, Figure 10, L 
is given by 
2 [VFIF + (V-VF) IR] (7)L (IFIR) (V2VF) 
where VF is the total rectifier forward drop including any resistance drops, 
IF is the rectifier forward current at VF, V is the bridge excitation voltage, 
and IR is the reverse leakage current on the rectifier. For the case of the 
full wave half bridge circuit, Figure 10, L takes the value 
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Figure 10. Full wave full bridge and center tapped half bridge
 
rectifier circuits
 
IFVF + IR(2V-VF)
L (IF-I R) (V-V F ) 
where IF, V, and VF are as defined in (7). Both IF and IR are linear in A, 
the diode area, so Equations (7) and (8) may be written in terms of JF and 
JR the current densities. In general, 
VF = Vj + IFR (9) 
where V- is the rectifier barrier forward bias and R is the diode series 
resistance. 
Minority carrier injection in p-n junction rectifiers modulates the bulk con­
ductivity and the series resistance comprises that of the bulk material 
shunted by the conductance of the injected plasma. Schottky diodes, however, 
have little or no conductivity modulation so the inherent, built-in value of 
series resistance takes the value 
R(10) 
where A is the diode area and p and 2 .are the resistivity and thickness of the 
silicon, respectively. They are chosen so as to minimize R while providing 
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enough total donor or acceptor atoms to support the depletion associated 
with the desired reverse breakdown voltage. (16) The thicknesses required 
for ratings up to several hundred volts are measured in microns. The ap­
propriate practical structure is thus epitaxial. 
3.2 Schottky Diode Losses 
The diode equation gives a relationship between the junction bias and the 
Schottky diode forward current density. We have 
qV.
=JF JR [ exp -- I](1 
and 
=JR A* T exp - (j) (12) 
where A* is the Richardson constant, n is the so-called "ideality factor", 
Ob is the Schottky barrier height, T is the absolute temperature and Jf and 
JR are the forward and reverse current densities respectively. It has been 
shown previously( 17) that Equations (11) and (12) accurately represent the 
actual diode characteristics of practical power devices over as many as 7 
decades of current if (a)the n values are reasonable (less than approximately 
1. 1) and (b) the diode series resistance is taken into account. It is thus 
possible to calculate the normalized power loss for Schottky diodes designed 
to any given voltage rating comprising any desired barrier height. 
We have carried out this calculation for both the half and full wave silicon 
Schottky rectifier bridges. The calculation covered the range of voltage de­
signs up to 500 volts and Included barrier heights up to 1 eV. In this calcu­
lation we have assumed that n = 1 and that the Richardson constant is 
120A/(cm-OK) 2 . The effects of barrier lowering, under reverse bias Ab, 
have also been included. The material parameters p, A and A4 b appropriate 
for several design voltages are listed in Table I. 
TABLE I 
MATERIAL PARAMETERS FOR SILICON SCHOTTKY DIODES 
Reverse Epitaxial Barrier(1 8 ) 
Capability Resistivity -Thickness Lowering 
VR (volts) p(ohm-cm) k(micron) A b (eV) 
10 .06 .26 .09
 
50 .44 2.1 .07 
100 .93 4.8 .07
 
300 -4.0 18.0 .06
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Figure 11. Normalized power loss for Schottky half bridge. Power 
dissipation per diode is 25 W/cma2 . 
The calculation proceeds as follows: First the power dissipation per unit 
area of diode and the voltage rating are specified. The junction bias Vj in 
Equations (9) and (ii) is varied for each value of b in order to determine the 
unique set of values for V-, F, and JR which will satisfy the dissipation 
criterion. L is then simply calculated from either Equation (7) or (8). 
Typical results presented in the form of the variation of L with @b for 
fixed power dissipation and reverse voltage rating are shown in Figures 11, 
12, 13, and 14. Figures 11 and 12 give half bridge results for dissipation 
densities of 25 and 100 W/cm 2 at both 300°K and 400°K for several voltage 
ratings and Figures 13 and 14 contain the corresponding results for the full 
bridge. The bridge excitation waveform used in the calculation is that of a 
square wave of amplitude V in order to simplify th6 calculation with a unique 
voltage value. 
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Figure 12. Normalized power loss for Schottky half bridge. Power 
dissipation per diode is 100 W/cm 2 . 
All the curves are qualitatively similar. Regardless of power dissipa­
tion, voltage rating, or temperature, the normalized power loss initially 
*decreases rapidly as the Schottky'barrier height increases, passes through 
a minimum and then shows a somewhat slower increase with Ob. The rea­
sons for this behavior are quite straightforward. At low barrier heights the 
reverse current, Jr, is large and the reverse losses, VJr, dominate. As 
@b increases, Jr falls rapidly permitting JF and VF to increase while main­
taining constant dissipation. This increase in the forward loss, JFVF, 
coupled 	with the decrease in reverse loss makes for the minimum inL and 
is the cause for the slow rise in L beyond the minimum. The minimum is 
shifted to higher values of 4 b as the temperature increased due to the in­
crease in diode leakage with temperature. 
The results of Figures 11, 12,- 13, and 14 show that there is an optimum 
barrier height for which thd normalized power loss is a minimum; i.e., for 
which the Schottky diode is most efficient as a rectifier. Below this value 
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Figure 13. Normalized power loss for Schottky full bridge. Power 
dissipation per diode is 25 W/cm 2 . 
the reverse losses are excessive and above the forward losses dominate. At 
fixed junction temperatures this value is relatively insensitive to blocking 
capability or power dissipation. The optimum barrier height does, however, 
varg with junction temperature, shifting by about 0. 15 volt from 3000 K to 
400 K. 
An especially noteworthy feature of Figures 11-14 is the result that for 
designs below about 200 volts the 3000 K and 4000 K curves cross. The rea­
son for this is that as the temperature increases, both the reverse current 
and the forward current at fixed forward bias increase. The reverse leakage 
adds directly to the losses, thereby increasing L and extending the range of 
barrier heights for which the reverse losses are important. The increase in 
forward current, on the other hand, increases the power handled, IFV, more 
rapidly than it increases the forward loss, IFVj, leading to a reduction in L 
and more efficient rectification. 
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Figure 14. Normalized power loss for Schottky full bridge. Powerdissipation per diode is 100 W/cm 2 . 
Schottky diodes whose barrier heights are to the left of the crossing will 
have lower losses when operated at room temperature than if run at 4000 K. 
Diodes with higher barrier values, to the right of the crossing, will, on the 
other hand, run more efficiently at the higher temperature than at room 
temperature.. In short, Schottky diodes with lower barrier heights have 
positive temperature coefficients of power dissipation, whereas diodes with 
higher barrier heights have negative coefficients. 
These considerations provide the basis for the selection of Schottky
barrier values for practical power diodes. A Schottky diode whose barrier 
height lies to the left of the crossing, even bough it be at the minimum of L 
for 300°K for ,example, will be inherently thermally unstable. Any momen­
tary increase in power dissipation will raise its temperature, rendering the 
device less efficient which, in turn, increases farther the power dissipation. 
If this extra heat cannot be conducted away this process accelerates and 
thermalrunaway results. Thermal stability requires that the diode not be 
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Figure 15. Current density for optimized Schottky diodes at 
25 and 200 W/cm 2 dissipation 
operated in a regime where reverse losses dominate the total power dissi­
pation. The proper selection of barrier height which minimizes losses and 
leads to a thermally stable device is that value of Ob which lies at the mini­
mum of the L curve for the maximum allowable junction operating tempera­
ture. In this case, any perturbation which momentarily increases the junc­
tion temperature decreases the power dissipation thereby concurrently 
stabilizing the device operating point. 
We see from Figures 11-14 that Schottky barrier heights below 0. 7 eV 
are inappropriate for the fabrication of power rectifiers since they result in 
devices that are thermally unstable. Optimum barrier heights for highest 
rectification efficiency and stable operation to 125 0 C lie in the range 0. 7-. 85 
eV depending upon the voltage rating. Device current densities for optimized 
devices are shown in Figure 15 at 25 and 200 W/cm 2 dissipation. 
3.3 Low Frequency P-N Junction Losses 
A similar calculation of normalized power loss can be made for p-n 
junctions. In this case, Equations (7) and (8) describing L remain the same, 
but we need a new expression relating diode current and voltage. The physi- '7 
cal structure of the p-n junction designed to block a given voltage and exhibit 
minimum forward drop is quite similar to the equivalent Schottky structure 
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except that the Schottky barrier metal is replaced with a p+ silicon layer. 
The structure is i p+nn+ one where the n layer has thickness k as above. 
Here we make the assumption that the holes that are injected into the n 
regions modulate its conductivity sufficiently to reduce the voltage drop 
across this region below several millivolts. Benda and Spenke(19) have 
solved for the voltage drop across a conductivity modulated region. Their 
results in volts plotted as a function of reduced lifetime (to be defined below) 
or n layer thickness are shown in Figure 16. 
L' is the ambipolar diffusion length. For L' greater than 22 the drop 
across the n region at 400 0K is less than 4 my, which is negligible. Under 
this assumption, all of the current is due to recombination in the n region. 
The forward current density is given by the expression( 20) 
j qp (13) 
where 5 is the space averaged, steady-state injected hole density in the n 
region and T is the lifetime. 
Excess electrons are injected into the n region from the n+ contact in 
order to maintain charge neutrality. Thus, in the n region 
n = p = ni exp q V/2kT, (14) 
where Vi is the total voltage from n+ to p+ contact and n1 is the intrinsic 
number. Equations (13) and (14) may be combined to give 
T'400*K 
.2 3/tmin\
V4.2 I T 
0 
0 
r/rmin," 4 e 
Figure 16. Voltage drop across conductivity modulated n layer 
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V. In [- ] , 	 (15)q qni 
a result first obtained by Hall (21) in 1952. 
The minimum junction voltage at given current density and thus the mini­
mum forward loss is obtained by minimizing the lifetime. There is, how­
ever, a minimum lifetime that is consistent with our assumption of strong 
conductivity modulation. In general, 
L2 
T = -- ,(16) 
D 
where D is the ambipolar diffusivity. Under our assumption that L > &, the 
ninimum lifetime is 
4k92 (17)
Tmin = D) 
The silicon band ga is greater than 1 eV even at 400 0 K, so, for blocking 
voltage less than 10 volts, the power dissipated due to reverse current is 
always smaller than the forward loss. Equations (15) and (17) thus define 
the minimum power that can be dissipated in the junction while still main­
taining negligible ohmic drop across the n region. The normalized power 
loss may now be calculated from Equations (15), (17), and (10). Values of 
Tmin required to satisfy Equation 17 are given in Figure 17 for various volt­
ages for diodes rated for both full and half bridge operation. 
-1000 I - 7 1- 1 
-"-FULL BIG 
0 
C) 
-Jf - 100 _"­
0 
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Ia0[ 
100 10-90-8 *0- 10-6 0-5 
DIODE MINIMUM LIFETIME (sec)--
Figure 17. Lifetime required 	to reduce "ohmic" drop in p+ n n+ structures 
below 4 my 
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The lifetime required for the 10 volt diodes are unattainably short. We 
have recalculated L for the 10 volt diode assuming a lifetime of I nsec. 
3.4 Comparison of Schottky with P-N Junction Rectifiers 
Values of L for both p-n junction and Scbottky rectifier bridges are shown 
in Figures 18 and 19 for 25 and 200 waft/cm4 junction dissipation. The junc­
tion temperature in all cases is 400 0K. 
The normalized power loss decreases with increasing bridge voltage due 
to the essentially linear increase in the denominator of Equation (7). At large 
power dissipation (high current density) and high voltage, p and i increase 
causing large ohmic j2 p losses in the Schottky devices and saturation in L. 
The normalized loss for the p-n junction devices, on the other hand, con­
tinues to decrease with increasing voltage due to the conductivity modulation. 
I0-I I I ' I ' ' 
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RN. JUNCTION 
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Figure 18. Comparison of the half bridge circuit losses for optimized 
Schottky barrier rectifiers with those of fully conductivity modulated 
p-n junctions. The upper and lower curves correspond to 200 W/cm2 
and 25 W/cm 2 dissipation respectively. 
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Figure 19. Comparison of the full bridge circuit losses for optimized 
Schottky barrier rectifiers with those of fully conductivity modulated 
p-n junctions. The upper and lower curves correspond to 200 W/cm 2 
and 25 W/cm2 respectively. 
Nevertheless, the results of Figures 18 and 19 show that for a practical 
range of junction dissipation there is a range of voltage ratings for which the 
Schottky barrier is a more efficient rectifier than the p-n junction even at 
low frequencies. A direct comparison of normalized loss is given in Figure 
20 for two voltage ratings, 10 and 50 volts, over a wide range of junction 
dissipation. The ratio of the useful power delivered to a load by a Schottky 
rectifier to that delivered by a junction device is presented in Figure 21 for 
the two cases of 25 and 200 watt/cm2 rectifier dissipation. We see that the 
Schottky device is roughly 50 percent more efficient than the junction recti­
fier at low voltages. The crossover in efficiency depends upon the dissipa­
tion level and whether the devices are designed for half or full bridge service; 
3. 5 P-N Junction Switching Losses 
Junction rectifiers have A-C losses as well as the D.C. losses discussed 
above. These losses are due to sweepout of the injected plasma when the 
diode is reverse biased. The rectifier takes a finite time to "turn off' and 
substantial currents flow during a portion of the reverse cycle. Figure 22 
shows a simple rectifier circuit. The impressed voltage together with the 
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Figure 20. Normalized power loss for 10 and 50 Volt rectifiers circuits 
as a function of junction dissipation 
diode current and voltage waveforms are shown over the time interval re­
quired for the diode to re-establish its blocking capability. At time t1 the 
impressed voltage changes sign. The junction diode, however, still conducts' 
in the reverse direction due to the fact that the plasma which had been in­
jected in the forward portion of the cycle is able to supply carriers to the ex­
ternal circuit. The electric field across the diode is reversed and carriers 
are extracted from the edges of the plasma adjacent to the highly doped n+ 
and p+ regions, thereby supplying the charge for the reversed current flow. 
The plasma concentration at these edges is fed by diffusion from the interior 
of the modulated region. As long as the plasma concentration at the edges 
of the n+ and p+ regions is finite the junction bias remains small with the 
rest of the voltage drop occurring elsewhere. In the case of Figure 22 the 
drop occurs across RL which limits the current flow. At t 2 the plasma con­
centration at the edges of the n+ and/or p+ regions becomes zero and the 
junction voltage begins to rise. The current falls smoothly to the reverse 
leakage value, and at t3 the junction has regained its blocking capability. 
The details of the turn off are quite varied depending critically upon the de­
vice lifetime and the specifics of the rectifying circuit. As an example the 
reverse current in the initial stage for the circuit of Figure 22 is constant 
and equal to the forward current V/RL. For the rectifier circuits of Figure 
10, by contrast, the reverse currents will have very large initial spikes 
with peak amplitudes many times the forward D.C. current since they are 
limited at the outset only'by the residual inductance and resistance of the 
bridge arms. 
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Figure 21. Ratio of the useful power delivered to the load by a Schottky 
rectifier bridge to that delivered by a junction rectifier bridge 
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(a) Simple rectifier circuit (b) Impressed voltage 
(c) Current through the load (d) Voltage appearing across the junction -rectifier 
Figure 22. Simple rectifier circuit 
The energy lost per switching cycle, -however, is remarkably insensitive 
to all these complexities. The instantaneous power dissipation appropriate to 
the process described above is given by 
P(t) = i (t)V, (18) 
where i(t) is the instantaneous reverse current in the circuit and V is the total 
impressed voltage. The total voltage and not merely the diode drop is appro­
priate in Equation (18) since we are not making any distinction between dissi­
pation in the diodes and that elsewhere in the circuit. The energy lost per 
cycle is thus 
E = f P(t) dt V fi(t) dt, (19) 
cycle 
the integral being the total charge that is extracted from the conductivity 
modulated region during the reverse half cycle. This charge per cm 2 of 
diode is equal to the difference between the total injected charge, p2, and 
the number of carriers that recombine in the diode before they can be swept 
out. The switching loss calculation is thus reduced to a determination of the 
internal diode recombination charge. 
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The internal recombination current density is 
dp(x,t) = p(x, t) (20) 
dt T 
which may be directly integrated. When normalized to ,'the. space average 
of the steady state plasma density under forward bias, we obtain 
Qrecombination f d(L pWx.t) 
cycle j0 P 
We have performed the integrationof Equation (21) over the range of 
lifetime from 10-3 Tmin to Tmin for two values of initial reverse current, 
IR = IF and IR = 10 IF - Our starting point was Equation (36) of Benda and 
Spenke. (19) The decay with time of typical normalized plasma distributions 
are shown in Figures 23 and 24 for lifetimes of Tmin and .0625 Tmin re­
spectively. The double integration of Equation 21 was numerically performed 
from curves of this type. Examples of the time variation of the space inte­
grals are shown in Figure 25 for the case IF = IR for lifetime's spanning the 
range 10'3 'Tmin to Tmin. When time is normalized to the lifetime assumed 
all the decay curves are remarkably similar; the fraction, j, of the initially 
injected charge which recombines before being swept out varying only from 
approximately 0.3 to 0.4 over the 103 change in lifetime. A similar calcu­
lation for the case IR = 10 IF yields the result that / varies from . 15 to .20 
over the same lifetime range, 
IR =IF I 
T Tmin " 0 
LI.0­
. 
.0.8 Z 
~0-2 
L0.6 ---- - ­n0.3 
0 0.40.5 
C0.2 
'O.4. I0.4 
0.7 
0.21 0.41 0.61 0.812e 
Figure 23. Time evolutionof the injected plasma in the n region of the p+ 
n n+ junction rectifier for the case of long lifetime. The densities have 
all been normalized to the average forward value, JFr/qL. The left­
right asymmetry is due to the difference in the electron and hole mobilities. 
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Figure 24. Time evolution of plasma density for short lifetime (i = 
.0625 Tmin). The effects of recombination are much'more evident 
in this case. 
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Figure 25. Decay of normalized total injected charge 
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Recalling from Equation (13) that p is given by JFT/q the energy loss 
per cycle per cm 2 of junction area becomes 
W = (1-/3) VJFrT, (22) 
where /3 varies from . 15-. 4 over an extremely wide range of reverse sweep­
out currents and lifetimes. The total rectification losses must include these 
switching losses. 
The total loss is thus given by 
PAC fljJF + Up + (N)V JF f9 (23) 
where the first term is the barrier loss, the second term is the ohmic com­
ponent, and the third term is the switching loss. In the third term, f is the 
frequency of operation. The various terms in Equation (23) are shown in 
Figure 26 where we have assumed an average value of .3 for P. The first 
two are shown directly as voltage drops. The switching term calculated at 
1 MHz has been divided by JF and is presented as an equivalent voltage for 
diodes of several voltage ratings. The junction bias varies only very weakly 
with lifetime and falls in the range .3-. 4 volt for all reasbnable values of 
lifetime and current density. It increases slowly as Tr increases. The ohmic 
losses, on the other hand, vary quite rapidly with 7-. They become quite 
significant at a reduced, lifetime value of 4 x 10-2 and completely dominate 
100 y20V30V600 50V 
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I JUNCDIODE 
DROP 
I\,--SEMICONDUCTOR
=
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r
 
rmin 
Figure 26. Various components to junction diode losses expressed as 
voltages. The switching losses are calculated at 106 Hz for diodes 
of various voltage ratings. One may obtain the "drop" appropriate 
to any other frequency, f, simply by multiplying the curves given 
by 10- 6 f. 
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the d-c forward drop at T/Tmin = 10-3 . It is clear from Figure 26 that the 
sum of these three terms has a minimum which depends upon frequency and 
diode voltage rating. 
We have recalculated the bridge losses including switching losses for 
the circuits of Figure 10 for p-n junction rectifiers over the frequency range 
102-106 Hz for rectifiers up to 2000 volt rating. The procedure followed was 
essentially the same as was followed for the D.C. case except that at each 
bridge output voltage (i.e., for each junction rating) the diode lifetime was 
varied at each frequency to determine the value of T which minimized the 
total bridge losses. 
A specific example is shown in Figure 27 for 200 volts. AsT increases 
from 10-9 sec the loss decreases independent of frequency due to the rapid 
decrease in ohmic losses. There is clearly an optimum lifetime which is 
frequency dependent beyond which the loss increases in a manner that is also 
frequency dependent. At low frequency the increase is due to the slow in­
crease in junction bias and at high frequency the switching losses, linear in 
r-,dominate. By way of reference, -rminat 200 volts is 4.7 x 10-7 sec. We 
see that it is advantageous to have T a factor of 20 less than Tmin even at low 
frequencies. 
The optimum p-n junction rectifier lifetimes determined in this way are 
shown in Figure 28 over the frequency range 102-106 Hz. Values obtained 
were essentially independent of junction dissipation in the range 25-200 
watt/cm2 . The "low frequency t ' region extends out to 106 Hz for the 30 and 
50 volt diodes, to 1o4 Hz and i103 Hz for the 100 and 200 volt diodes respec­
tively, and to about 102 Hz for the 600 volt rectifier. The optimized 2000 
volt device is dominated by switching losses even at 102 Hz. 
It is worth emphasizing here that the lifetimes shown in Figure 28 are 
those for which the p-n junction rectifier have the lowest possible losses. 
Values of lifetime other than those shown will result in greater rectification 
loss. Decreased r below the values shown will increase the ohmic loss as 
the 7-3/2 power and increasing 7- increases the switching loss linearly with 7. 
Values of normalized loss for p-n junction bridges are shown in Figures 
29, 30, 31 and 32 as a function of frequency. As may be seen, the switching 
losses begin to make a substantial contribution to the losses at frequencies 
,of 104 Hz above about 300 volt ratings. Schottky diode losses are frequency 
independent since there are no switching losses. For any given bridge 
output voltage one may, therefore, find a frequency of operation above 
which losses of a Schottky bridge will be less than those of the junction 
bridge. The locus of these points are shown in Figures 33 and 34. Below 
and to the right of each curve the preferred rectifier is a Schottky diode 
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Figure 27. Variation in p-n junction full bridge loss vs. diode lifetime 
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Figure 28. P-N junction rectifier lifetime which minimizes total power 
dissipation as a functioi of frequency for various voltage ratings 
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Figure 29. Frequency variation of bridge losses for p-n junction 
half bridge. 
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Figure 30. Frequency variation of bridge losses for p-n junction 
half bridge. Diodes operated at 200 W/cm dissipation. 
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Figure 31. Frequency variation of bridge losses for p-n junction 
full bridge. Diodes operated at 25 W/cm 2 dissipation. 
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Figure 32. Frequency variation of bridge losses for p-n junction 
full bridge. Diodes operated at 200 W/cm 2 dissipation. 
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Figure 33. Preferred regions of operation for p-n junction and
 
Schottky diode half bridge circuits
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Figure 34. Preferred region of operation for p-n junction and
 
Schottky diode full bridge circuits
 
while above and to the left the p-n junction minimizes losses. Junction rec­
tifiers with other than optimum lifetimes will have the-generally vertical 
sections of these curves shifted to the left. The case where the junction 
lifetime is greater than the optimum value by a factor of 8 is shown as the 
dotted curve of Figure 34. 
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Section 4 
ACQUISITION OF BARRIER DATA 
It was shown in Section 3 that a knowledge of barrier parameters is of 
prime importance in the design of power Schottky diode. Accordingly, one 
aspect of the program which received a great deal of attention in Phase I was 
the acquisition of barrier data. These efforts can be conveniently divided 
into two primary areas: first, the verification of the variation of Schottky 
barrier height with crystal orientation of the silicon substrate, for several 
potentially useful barrier materials; and, second, the determination of the 
magnitude of the barrier lowering under reverse bias for these barrier ma­
terials. 
4. 1 Barrier Height and Quality 
As was discussed in Section 2. 1, a knowledge of the barrier height, 0b, 
is of prime importance in describing the performance of a Schottky diode. 
In addition to this information, a knowledge of the variation of Ob across an 
area comparable to that of the proposed diode is important. This is es­
pecialy true for large area, high current devices since those areas with low 
values of @b will tend to conduct the highest current density [in accord with 
Equations (3) and (4)] and this effect could conceivably result in device fail­
ure because of localized "burnout." Also of importance is the n value of the 
contact, since excessively large n values result in excessive forward voltage 
drops. This section deals with the measurement of these three parameters. 
The most reliable (and simplest) method of determining the barrier 
height was found to be the extrapolation of log I vs. V plot to the origin as 
detailed in Section 2.2. This procedure also has the advantage that the n 
value can be determined from the slope of the curve. Typical results are 
shown in Figure 35 for small area (9.3 x iI - 4 cm 2 ), low temperature PtSi-
Si contacts to the three crystal faces investigated, <1i>, <110>, and <100>. 
A computer least squares fitting procedure was employed to determine the 
n and ob values shown in the figure. The value of ob was also checked in a 
few cases by the reverse capacitance-voltage method, but the precision was 
found to be far less by this latter method. Measurements of the barrier 
height were made for Al, W, "conventionally" formed PtSi, and low tem­
perature PtSi contacts to silicon. For the "conventionally" formed PtSi, a 
6000C, 20-minute heat treatment in argon was employed to react the Pt and 
Si subsequent to deposition. The results of the barrier height and n value 
measurements are summarized in Table II. 
4.2 Reproducibility 
Table T1 also shows the results of a number of measurements which were 
made in order to determine the spread of 1b values across a wafer. The 
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spread was determined by fabricating a number of small (A = 9 x 10 cm ) 
Schottky contacts on 0. 020-inch centers on a wafer. A constant current 
source was used to pass a fixed current (I = 10- 6 amp in this case) through 
each device and the forward drop across the diode was measured. In the 
ideal case (n = 1, R = 0), Equations (3) and (4) show that the variation in for­
ward drop is just equal to the Variation in lb across the wafer provided 
V> - 3 kT. Since R is never zero, the value of I was selected to satisfy the 
two inequalities, 
V > 3kT 
V >> IR. 
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TABLE II
 
BARRIER HEIGHTS, n VALUES, AND FORWARD
 
DROP RANGE FOR SEVERAL CONTACT SYSTEMS
 
CONTACT CRYSTAL NUMBER OF TYPICAL 
MATERIAL ORIENTATION -(eV) , AV(volts) SAMPLES n 
Al <100> .760 ±.014 231 1.04 
Al <111> .732 + .012 530 1.02 
Al <111> .708 Y.008 601 1.04 
Al < 110 > .760 ±.008 105 1.05 
W <100> .690 . 018 531 1.05 
W <111> .688 . 012 623 1.02 
W <110> .685 ± .017 358 1.02 
Cony. PtSi <100> .871 ± .018 217 1.08 
Cony. PtSi <111> .846 1 .016 291 1.08 
Cony. PtSi < 110> .851 ± .022 215 1.13 
Low PtSi < 100 > .900 ± .003* 10 1.02 
Low PtSi < 111> .780 ± .002 1750 1.03 
Low PtSi < 110 > .856 ± .002* 20 1.05 
• On account of the small number of samples of these orientations, the AV 
values represent the range of the entire lot, rather than 90%1 of the samples 
as for the other entries in the table. 
Non-unity n values are still a problem, however, and so the variation in 
forward drop actually includes both variations in Ob and variations in n and 
thus represents a "worst case" estimate of the variation in Ob, assuming Ob 
and n to be essentially independent. This latter assumption was found to be 
the case for all samples investigated, with the exception of the conventionally 
formed PtSi contacts where a correlation between high n and low ob values 
was observed. 
The reason for using this procedure to determine the variation in Ob was 
that in this case only a single measurement was required, whereas to deter­
mine 'b from the I-V characteristic required at least 3 and preferably 10 
measurements; thus the time required was greatly reduced. To insure that 
no systematic error crept into this procedure, however, 'b and n were de­
termed independently for 10 to 20 randomly selected diodes for each of the 
contact combinations listed in Table II. The AV values shown in Table II 
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Figure 36. Histogram showing distribution of forward voltages 
corresponding to a current density of 10-3 A/cm 2 for all the 
diodes on a 1 1/4? wafer 
represent the voltage range which included 90% of the samples investigated; 
the sample size is also listed. The only exceptions to this rule are for the 
low temperature PtSi contacts to <100> and <110> Si where only a small 
number of samples were measured and the AV values shown represent the 
range for the entire lot. Although only a small number of samples of low 
temperature PtSi to <100> or <110> Si were measured, the uniformity-of 
this type of contact is clearly demonstrated by the <111> results where 1750 
diodes were measured, representing the spread across an entire 1 1/4-inch 
diameter wafer. The actual distribution of measured forward voltage drop 
for the low temperature PtSi-<ll> Si case is shown in Figure 36. There 
is no reason to expect that the variation of barrier height across other crys­
tal faces will be significantly different than that across the <111> face. 
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It should be noted in Table II that there are two entries for Al-<ll> Si 
contacts; these represent samples from different wafers, which were 
"sintered" in separate runs. The. variation in barrier height from one sample 
to the other is most probably due to small differences in the actual sintering 
conditions, and this run to run variation is typical of what was observed in the 
Al measurements.. The "sintering" procedure for the Al samples consisted of 
heating the sample at -45 0 0C for 1/2 hour in a reducing atmosphere. 
4.3 Barrier Lowering 
Equation (5) indicates that barrier lowering is a function of Em, the elec­
tric field at the metal-semiconductor interface. Unfortunately 9m is not 
directly measurable, but must be determined from the reverse voltage, Vr, 
and the net impurity concentration in the semiconductor. Thus a description 
of barrier lowering requires two essentially independent measurements, the 
first to determine Sm(Vr) and the second to determine Ab(Vr). The pro­
cedure used in this study was to determine Nd(XD) and XD(Vr) by measuring 
the depletion capacitance of the Schottky barriers as a function of Vr. Here 
Nd is the net donor concentration at XD, the depletion length when Vr is ap­
plied. Cm(Vr) can then be determined from 
x 
& =y Cf D (24) 
0 
where eo is the "'built-in" field due to the barrier. A typical 8m(Vr) curve 
obtained in this manner is sbown in Figure 37, for an average net donor con­
centration of -8 x 1014 cm- . Local variations in the net donor concentra­
tion, although visible in the Nd(X) data, were too small to appreciably in­
fluence this curve and so it retains the parabolic shape (F oc V17/2) charac­
teristic of a constant value of Nd. 
The determination of Ab(Vr) was not as straightforward. A combina­
tion of the second and third methods of Section 2.2 for determining A4j(Vr) 
was used to obtain accurate results. 
Consider the equation 
= A T  S exp-(qb(Vr)/kT). (25) 
If 0b(Vr) is to be determined by varying T (for a fixed Vr) and observing JS, 
variations in ¢b as a function of T must also be considered. These varia­
tions are predominantly due to a variation of the Fermi level with tempera­
ture. The variation which is usually assumed is of the form 
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Figure 37. Variation of t m, the maximum electric field of a reverse 
biased Schottky diode, with reverse bias. The curve is obtained by 
stepwise integration of the capacity-voltage data. 
@(Vr, T) = 95(vr) +a (Vr) T, (26) 
where 
(Vr)'0 IaT=oa(VrY 
- 2
Substituting (25) into (26), one obtains 
= A T 2Js exp (-q(, +±aT)/T) (27) 
or 
J8 =AT2 exp (:a) exp (TT- (28) 
43 
GENERAL Q ELECTRIC 
Rearranging terms and defining 
Aeff- A ex () (29) 
one obtains 
J5/T 2e q (30) 
or, taking natural logarithms 
In (Js/T2) In(Aeff) -qoAT. (31) 
If we assume that all the reverse leakage is due to thermionic emission over 
the barrier, then the measured current, Jr, is exactly the saturation cur­
rent, J.; 
=JS Jr. (32) 
If a plot is now made of ln(Jr/T 2 ) as a function of 1/T Equations (31) and (32) 
show a straight line with slope -qo/ and intercept (at 1/T = 0) of ln(Aeff). 
This latter intercept may be used with Equation (29) to give a. Equation (26) 
may then be used with the value of 0o determined from the slope to calculate 
0 at the given value of Vr and the temperature of interest. This is essentially 
method 3 of Section 2.2. 
In practice, several problems arise when AO is determined in this man­
ner. First of all, data are obtained over a relatively small temperature 
range, typically 250 to 160 0 C (2980 to 423 0K), corresponding to a 1/T range 
of -2.4 x 10-3 to- 3.4 x 103. The intercept must thus be determined by 
extrapolating the curve over approximately 2. 5 times the range over which 
data are available. Any error in this procedure greatly affects the measured 
value of a. A second problem encountered with this procedure is that it is 
desirable to measure AO with a precision of ±0.005 eV or better. Our ex­
perience was that it was not possible to measure the slope of the curve nearly 
that precisely; thus the measurement of both 0 and a are in doubt by amounts 
greater than can be tolerated. 
For these reasons we adopted the following procedure. Rather than hold 
Vr fixed and vary temperature, we kept the temperature fixed and measured 
Jr as Vr varied. Data were still plotted as before, i.e., log Jr/T 2 versus 
lI/T, but now only to insure that a straight line fit did result. If a straight 
line was obtained, the assumption that all the current is due to thermionic 
emission over the barrier is probably valid. We then used Equation (25) to 
determine @b. 
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Reverse bias I-V data were taken at various fixed values of junction 
temperature. The temperature was kept fixed to better than 0. 1°C through­
out the course of measurement of each of the I-V characteristics. The 
"true" absolute junction temperature cannot, of course, be measured directly. 
There may well be differences between it and our measured thermocouple 
values due to calibration errors and the effects of heat flow. These types.of 
discrepancy are quite difficult to identify in detail and correct for. It is far 
easier to hold a fixed temperature than to know its precise value. We esti­
mate that our measured temperatures are correct to 0. 50C. Nevertheless, 
this uncertainty does not affect in any serious way a determination of Aob(Vr) 
from Equation (25) when T is held fixed and Vr is varied. 
This result is easily obtained from Equation (25). The barrier at no re­
verse bias is given by 
in = (33) 
b q AT2 
and that at some value of reverse bias, Vr,)s 
kT IJs(Vr) 
'b(V) = -in AT (34) 
When the procedure just described is followed the two values of "true" junc­
tion temperature are the same even though they may deviate from the mea­
sured values. A simple subtraction gives us
 
°
 WkT JS( ) Js(Vr) 
0) n in (35)A (-r) 'b( - OSb(Vr) = K - 2--j 
Any error in temperature, 6T, now contributes, in linear fashion, a corre­
sponding error in AO(Vr
 
6A = 6T (36) 
Thus, our 1 percent knowledge of temperature yields a 1 percent measure­
ment of barrier lowering due to electric field. In this manner, the entire
 
ob(tm) curve could be obtained.
 
A typical reverse current vs. voltage curve (with temperature as the
 
parameter) is shown in Figure 38. The particular data shown are for a
 
10-4 cm 2 , Nd =8 x 1014 cm- 3).W-<111>Si contact (A= 9.3 x Figure 39 is 
a plot of log Jr/T 2 vs. I/T for a field of Ix 105 v/cm. For this sample, a 
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Typical set of data used to determine the effects of reverse Figure 38. 
bias upon barrier height 
It 
reverse bias of 34 volts was required to produce this field at 
the contact. 
should be noted that in this case an excellent fit is obtained and 
one can be 
current 
confident that the reverse current is predominantly due to thermionic however, as is illustratedSuch was not always the case,over the barrier. ow
These results were obtained from a by the results shown in Figure 40. 
curves were obtained at reverse<1-1>Si contact; the threetemperature PtSi ­
and 140 volts, corresponding to electric fields of 7 x 
104, 
biases ot10, 70, 
0 , and 2. 2 x 10 5 v/cm, respectively. It should be noted that while' 1.6 x 
the data for the two lower values of field give a good fit, the data 
for the 
which is most 
highest field show a systematic deviation from a straight line, 
It appears that an extra component of leak­evident at lower temperatures. 
age current was present in this sample; thus data obtained from 
this sample 
. 6 x 105 volts/cm were suspect and were not used to for fields in excess of 
b(pm) curves. Whenever a deviation from a straight line fit generate the 
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Figure 39. Typical plot of log Figure 40. Variation of log (Jr/T2 
(JrT2 ) vs. T- I used to verifythe assumption that the mea- vs. T -1 for three different valuesof reverse bias (i) 
sured values of Jr, the reverse 
current, are indeed thermionic. 
The data for this curve are the 
same as those of Figure 38 at 
reverse bias corresponding to 
Emax = 1 x 105 volt/cm. 
was observed, it was always in the manner shown in Figure 40, i.e., it was 
always an "excess" current, which was most evident at low temperatures 
and high fields. 
The results of the barrier lowering measurements are presented in Fig­
ures 41 through 47, for W, Al, and low temperature PtSi contacts. In each 
case, the zero ,field barrier value is that which was obtained from the for­
ward I-V characteristic of the diode; the fact that most of the curves join 
smoothly to this point is a further argument that the measurement procedure 
was valid. The curves are all similar; they show an-upward curvature at low 
fields followed by a linear decrease in barrier height with electric field at 
the higher values of field, which is-consistent with the prediction of Equa­
tion (5). 
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Figure 41. Reverse bias lowering of the tungsten barrier on<100> 
silicon at 1100 C 
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Figure 42. Reverse bias lowering of the tungsten barrier upon <111> 
Si at 1200C 
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Figure 43. Reverse bias lowering of the aluminum barrier upon 
<iOO>Si at 110 0 C 
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Figure 44. Reverse bias lowering of the Al barrier upon <lll> Siat1200C 
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Figure 45. Reverse bias lowering of the aluminum barrier upon 
<110> Si at 110 0C 
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Reverse bias lowering of the low temperature Pt-SiFigure 46. 
barrier- upon <100> Si at 95 0 C 
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Figure 47. Reverse bias towering of the low temperature Pt-Si barrier 
upon <111>Si at 1300C for two different resistivity substrates 
Figure 47 shows the barrier lowering for low temperature PtSi- <111> 
Si contacts for two different Si resistivities, 0.3 and 3 ohm-cm. The fact 
that the curves are essentially parallel demonstrates that the barrier lower­
ing does depend on field rather than applied voltage. For example, at a field 
of 3.0 x 100 volts/cm, the applied voltage in the 3 ohm-cm case is 125 volts 
while for the 0.3 ohm-cm device it is only 40 volts (the difference in the two 
curves arises principally from the difference in the zero field barrier height). 
Thus a single curve can be used for design purposes, and the barrier lower­
ing at a given voltage can be determined from the voltage and Si resistivity. 
The curves given in Figures 41 through 47 were obtained at the temperatures 
shown, all-near 1000C. Since most power rectifiers will operate at or near 
this temperature, the curves should provide the necessary information for 
estimating thereverse leakage current of any potential W, Al, or PtSi 
Schottky diode. The data shown in Figure 47 were .usedto estimate the re­
verse leakage for the large atea diodes discussed in Section 5. 
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Section 5 
DIODE DESIGN 
5. 1 Ideal Forward Specifications (Phase II Diode) 
Let us first consider the forward specifications. All calculations in this 
section will be based on Equations (3), (4), and (5) of Section 2. 1. A value of 
A = 120 amp/cm2 will be used throughout and the barrier parameters used 
will be those of Table I. In Figure 48 we have plotted a number of diode volt­
age drop curves as a function of the diode area. The curve labeled 'barrier 
drop" is the required barrier voltage to produce a current of 25 A at 250 C 
assuming alow temperature PtSi -<111> Si Schottky contact. In order to cal­
culate the series resistance of the epitaxial St layer, we assume the geometry 
to be that of a mesa structure. For this case we may use the curves of Fig­
ure 3 (plane junction curve) to determine the maximum donor concentration 
which will support 100V and 20OV. The values are 5 x 1015 cm 3 and 
I I 
A -LOW TEMPERATURE- PtSI-<i~i> Si 
T=256C
 
I -25 AMPS 
0.6 
200 V 
- TOTAL RECTIFIER DROP 
' 0.4-
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0.2 
000 
O oQ 0.2 0.3 OA 0.5 0.6 0.7 
AREA (CVA) 
Figure 48. Ideal design curves for a 25 A mesa Schottky diode for both 100 
and 200 -volt breakdown. It is assumed that avalanche breakdown will occur 
at the theoretical maximum, the microplasma free bulk avalanche value. 
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2 x 1015 cm "3 , respectively, and the corresponding resistivities are 1.1 
-cm and 2. 5 Q-cm. The required epitaxial thickness for the mesa geometry 
is just equal to the depletion width; for the 100V device this is 5. Ig and for 
the 200V device the required thickness is 12 A. The corresponding volt-drop 
in the silicon is then given by V = Jp t where J is the required current den­
sity, p is the epitaxial resistivity, and t is the epitaxial thickness. These 
results are plotted in the curves labeled "series drop" for the two cases in 
question. The curves labeled "total rectifier drop" are the respective sums 
of the barrier drop and the series drop. If we ignore the contact losses, we 
*see that the minimum area possible which will allow us to meet the new for­
2ward specification goals is 0.22 cm for the 100V device and 0.4 cm 2 for the 
200V device. If we assume that the packaging losses add 0.04 to 0.05 volt, 
the new minimum required area becomes 0.4 cm 2 for the 100V device and 
0.55 cm 2 for the 200V device. 
Similar total rectifier drop curves for other choices of contact material 
or crystal orientation are easily obtained from Figure 48. The parasitic 
series drop is independent of barrier since it depends only upon reverse 
blocking capability. The barrier drop, however, is linear in barrier height. 
Total rectifier drop for other barriers are thus obtained by merely, shifting 
the <111> PtSi curve vertically by the appropriate amount. 
5.2 Practical Forward Specifications (Phase III Diode) 
It is not realistic to design on the basis that one will achieve the full 
theoretical maximum breakdown voltage for bulk material. In practice, 
realistically obtainable reverse breakdown values will be limited to some 
fraction, f, of the theoretical bulk value. Proper design, procedure takes this 
into account. We present in Figure 49 a recalculation of the forward drops 
for the 100 volt 50 amp diode of the Phase III effort. Several curves are 
given for the total diode forward voltage at 50 A (including the ohmic drop) 
corresponding to values of f ranging from 0.5 to 1, the ideal case. As f de­
creases from 1 the series resistance increases, dominating the forward 
drop; even for the 100 volt device at practical current densities of 100 A/cm2 
for values of f less than 0.5. 
The Phase III diode was designed assuming that we would be able to 
achieve f = 0.8. The diode area was chosen at 0. 6 cm 2 giving the following 
forward characteristics: (a) barrier drop of 0.48 volt, (b) ohmic drop of 
0. 10 volt and power dissipation of 30 watt/cm 2 . 
5.3 Reverse Specifications 
We now calculate reverse leakage currents at breakdown and 1000C to 
determine whether reverse goals are attainable withdevices of area large 
enough to meet forward requirements. 
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Figure 49. Practical design curves for a 50 A 100 volt, mesa Schottky 
diode. Values of f, the fraction of the theoretically maximum voltage 
that is achieved, down to 0. 5 are shown. 
Barrier heights at £00C and em = 3 x 105 volts/cm are presented in 
Table III for Al, W, and low temperature PtSi. These values were obtained 
from the data of Section 3.3. Table III also gives the reverse leakage cur­
rent density corresponding to thermionic emission at 1009C over these field 
lowered barriers. The field chosen, 3 x 105 v/cm, is the maximum field 
that can be sustained by silicon at ND - 1015. This value varies very slowly 
with doping and since A~b depends only upon electric field and not voltage, 
the values of leakage current density listed in Table II are applicable to 
diodes of 	any voltage rating. 
We see from Table III and Figure 48 that a low temperature Pt-Si bar­
rier on <111> silicon is the most desirable choice for meeting the Phase II 
contract specifications for the 200 volt device. Selecting a junction area of 
0. 6 cm 2 ideally yields a forward drop of 0. 52 volt and reverse leakage of 
6.6 ma. A choice of tungsten as the barrier metal allows one to go to 0.25 
cm 2 and still keep to 0. 6 volt forward for the 200 volt device. This decrease 
in size, however, is not enough to reduce the reverse current to acceptable
levels. The leakage for a tungsten diode made on <100> material is 85 ma 
and on <111> silicon it is 44 ma. Aluminum devices meetingthe specifications 
are also ideally possible. We did not pursue this approach, however, as the 
aluminum-silicon interface is metallurgically unstable. There is a substan­
tial literature on the migration of silicon onto the aluminum metallizations 
of integrated circuits. This problem is apt to be even more serious in power 
devices which are normally run at elevated temperatures. We thus selected 
low temperature Pt-Si on <ill> Si as the barrier material and the mesa 
geometry as the device structure for Schottky diode fabrication. 
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TABLE III 
BARRIER HEIGHT AND REVERSE THERMIONIC
 
CURRENT AT 100°C AND JUNCTION FIELD
 
OF 3x105 v/cm
 
J maContact Crystal 
2
Material Orientation (volts) cm 
Al <100> 0.636 -42 
Al <111> .602 120 
Al <110> .636 42 
W <100> .570 330 
W <111> .591 175 
Low temp Pt-Si <100> .798 0.27 
Low temp Pt-Si <111> .680 11 
The design of the Phase III diode took account of the assurhption that the 
theoretical maximum in reverse breakdown voltage would not be reached. 
The value f =.8 corresponds to a barrier lowering of only 63 my rather than 
the 95 my for the ideal case. Accordingly, the design value for reverse 
leakage for the Phase III Pt-Si diode at 1000C was 2. 1 ma. 
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Section 6 
WAFER PROCESSING 
Conventional planar processing procedures are inadequate to fabricate 
high-voltage structures because of field crowding, as was discussed in the 
Introductory Technical Discussion. The basic structure chosen in order to 
meet the reverse voltage requirements was a mesa structure. Diode fabri­
cation proceeded as follows: 
6. 1 Epitaxial Growth 
N type silicon is grown epitaxially upon heavily doped n+ substrates. 
Resistivity ranges covered were 1 to 4 2-cm and thicknesses of growth varied 
from 10 to 1511. The specific design objectives for the 200 volt rectifier 
were 2. 562-cm resistivity and 12g final thickness. Epitaxial silicon of 1.9. 
6-cm resistivity was grown 7 microns thick for the 100 volt rectifier. 
6.2 Initial Oxidation 
A 700A thick layer of SiO2 is next grown upon the epitaxial layer. This 
is necessary so as to prevent slip from occurring in the wafer when the wafer 
which is next coated with Si 3 N4 is subsequently heated to temperatures 
greater than 100oC. 
6.3 	 Si3N4 Deposition
 
0
 
The wafer is next coated with a Si3 N4 layer 1300A thick. This Si 3 N4 
layer provides the masking material for later mesa diode definition. 
6.4 SiO2 Deposition 
Six thousand angstroms of SiO2 are next deposited in order to serve as a 
transfer mask material for patterning of the Si3N4 . This is necessary since 
the usual photoresists will not stand up to the hot phosphoric acid etch neces­
sary to pattern silicon nitride. This SiO2 also serves as a protective coat 
for the silicon nitride layer preventing it from being attacked by the phos­
phorus-rich oxidizing atmosphere that we next use to getter impurities from 
the wafer. 
6. 5 Getter Cycle 
At an early stage in our development program we learned that it was 
necessary to introduce an explicit gettering step in the device processing 
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sequence even though in principle it should not be required. In practice, 
epitaxial material, while varying widely, contains substantial amounts of 
deep-level impurity centers. These act as generation centers which, if not 
removed from the device structure, produce excessive leakage in reverse 
bias. Even worse is the interaction of these deep level impuritieswith 
crystalline defects and interfaces in the silicon. Heavy metal impurities 
may precipitate out upon vacancy clusters, dislocation lines, and stacking 
faults. This leads to geometric local electric field enhancement and thus to 
breakdown under reverse bias occurring at prematurely low voltage levels. 
These problems are more serious in Schottky devices than in p-n junction 
devices. There are no boron-rich or phosphorus-rich silica glasses which 
are normally incidentally formed in the course of Schottky diode fabrication 
as is the case for p-n junction formation. These glasses are well known in 
the industry to be getters for metals such as Cu, Fe, and Au although de­
tailed knowledge of gettering mechanisms is not available and scientific 
studies are only recently beguiming to be made. Junction devices thus have 
the benefit of a measure of heavy metal gettering which occurs in an inad­
vertent, incidental way during the course of their fabrication. Notwithstand­
ing this, it is often necessary to do a final explicit getter diffusion cycle, 
usually taking the form of a very heavy phosphorus surface diffusion. 
The getter cycle used in our Schottky diode fabrication is similar to 
those used in junction device preparation. It was not possible in the course 
of this work to do a detailed study of gettering. Our approach, instead, was 
strictly a utilitarian one. We wanted only to find a cycle which worked and 
allowed us to fabricate Schottky diodes whose breakdown voltages approached 
bulk planar values and where generationcurrent was not excessive. We de­
veloped a cycle which indeed worked not only upon the lot of epitaxia material 
used in its definition - but also upon selected other lots of epitaxial material 
obtained from at least two other sources. There was, however, some epi­
taxial material for which our cycle simply didn't work. We believe that the 
reasons for this failure are connected with inferior crystalline quality of this 
latter material. 
The wafers next had the 700A thermal oxide removed from the back sur­
face and were put through our getter cycle. Wafers were preheated in nitro­
gen for 5 minutes. Next they were exposed to a vapor stream bontaining N2, 
O , and POC13 for 30 minutes. The quantities used in diode formation were 
1000 cc/min, 90 cc/min, and 3 cc/min, respectively, flowing through a tube 
63 mm in diameter. At the end of the 30 min the POC13 was shut off while 
the N2 and 02 continued for 5 more minutes. 02 was next shut off and the 
furnace was flushed with pure N2 for 5 minutes longer after which the samples 
were removed. The furnace temperature was in all cases 10400C. 
This procedure grows an oxide glass approximately 1500A thick upon 
silicon and gives a "predep" having sheet resistance of about 3 to 4(62 with 
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phosphorus depth as obtained from p-type test wafers of Ig to 2 p. The glass 
as formed on polished surfaces is clear and there is no sign of attack of the 
original silicon surface. 
We arrived at these specifics after a series of experiments performed 
upon polished p-type 182-cm test wafers. The oxygen and POC13 concen­
trations were varied in order to determine the maximum phosphorus con­
centration which could be achieved in both glass and silicon-without doing 
gross damage to the silicoi surface. We were guided:in this effort by the 
attitude that the more heavily doped was the phosphorus glass the more effec­
tive would it be in gettering heavy metals. Figure 50 shows the quantity 
Pxi, the product of sheet resistance and junction depth, for various flow 
rates of carrier N2 gas through liquid POC13 kept at both 0oC and room tem­
perature for two different oxygen concentrations. The surface concentration 
obviously saturates near the value of 6 x 10- 4 2-cm which corresponds to a 
surface concentration greater than 5 x 1020 phosphorus per cm 3 . Through­
out the entire range of Figure 50 there is no gross attack of the Si surface. 
This "predep" cycle was followed by a long slow cooling in 02 to approxi­
mately 2500 C, after which the wafers are quickly brought to room tempera­
ture. Figure 51 shows the time-temperature cycle. 
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Figure 	50. Product of junction depth and sheet resistance 
for several different gettering conditions 
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Figure 51. Temperature-time profile of slow cool cycle 
6.6 Mesa Definition 
The next step is to pattern the Si3N4 film using standard' photolithographic 
techniques. Photoresist covers the wafer in those areas where the barrier is 
to be formed and which will eventually comprise the Schottky diode. The pat­
terning, oxide isetched in the usual buffered HF, the photoresist is removed 
by means of a hot (2000 C) H2S0 4 immersion, and the silicon nitride is etched 
away in hot (180 0C) H3P04. We found it desirable to remove the photoresist 
before the Si3N 4 etch to maintain cleanliness. At this point, Si3N4 remains 
on the wafer in those areas which will end up as mesa Schottky diodes. 
6.7 Mesa Formation 
We investigated two methods of mesa formation; oxide etching and-acid 
etching. In the former a 2g layei' of SiO2 is grown upon the exposed Si areas 
by means of a high-temperature long steam oxidation. This layer is then 
removed by a buffered HF etch. The oxidation rat of ,Si3N4 is very slow as 
compared with that of Si and a layer of Si3 N4 1500A is adequate to prevent the 
Si underneath it from being oxidized. The thickness of Si removed is 40 per­
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cent of the oxide thickness, so this procedure gives a mesa 8000X high. The 
second method was simply to etch the Si3N4 patterned wafers in an acid bath 
containing HF and HNO3 in the ratios 1:20. In this case too, the Si 3N4 is 
essentially not attacked by the etch and protects the silicon lying beneath it. 
The unprotected Si, however, is attacked by this etch. This etch is slow 
(- 2 r/min) and not selective so a smooth surface is obtained. Etch times 
were chosen to etch down through the ppitaxy. 
We found no advantage to the oxide etch over the acid etch, and since it 
took longer and required thicker Si8 N4 layers we dropped it after satisfying 
ourselves that the acid etch procedure worked. 
6.8 Passivation 
Following the mesa formation, a passivating oxide approximately 5000 A 
thick is grown upon the mesa sides. This is done by means of a 3. 5 hour 
wet oxidation at 10000C followved by a I hour 10000 C argon anneal. 
We performed a limited study of the effects of different oxidation and 
annealing conditions for the cases of arsenic and phosphorus doped epitaxy. 
Breakdown voltages were measured for a series of three arsenic doped and 
three phosphorus doped wafers. The mesa passivation was formed in one of 
three ways: (1) wet oxidation, (2) dry oxidation and argon anneal or (3) wet 
oxidation and argon anneal. The annealing and oxidations were all performed 
at 1000°C. The function of the anneal is to reduce the stored positive charge 
density in the oxide and at the Si-SiO2 interface to the lowest possible value. 
The results obtained are shown in Figure 52 and are summarized in Table IV. 
TABLE IV 
PASSIVATION PROCESS VARIATIONS 
Wafer No. of Peak of Width of 
Dopant No. Processing Diodes Dist. Dist. 
Arsenic 201-1 Wet oxidation 952 84 30 
" 201-2 Wet oxidation + 1002 12 Dribbles to 
argon anneal 110 volts 
201-4 Dry oxidation + 982 96 20 
argon anneal 
Phos. 202-2 Wet oxidation 756 70 20 
" 202-3 Wet oxidation + 1088 114 20 
argon anneal 
" 202-4 Dry oxidation + 974 78 40 
argon anneal 
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Figure 52. Histograms showing the distribution of reverse breakdown 
voltages for arsenic and phosphorus doped epitaxy for a variety 
of oxidation cycles 
2The area of these diodes was 102cm and the breakdown was defined as 
the voltage that produced a reverse current of 1 0 0M amp. The results indi­
cate that phosphorus doped epitaxy gives more consistent results than arsenic 
and that wet oxidation followed by the argon anneal further minimizes reverse 
leakage. The bulk breakdown of the epitaxial material for these samples was 
160 volts. The 110 volts achieved for the phosphorus samples that were 
argon annealed thus represents 68 percent of the theoretical maximum. 
The generally better results for phosphorus than arsenic are probably 
due to the fact that phosphorus is a much faster diffusant than arsenic. "Pile 
up" at the surface due to rejection of dopant from the oxidizing silicon is less 
for phosphorus than for arsenic since the rejected phosphorus is able to dif­
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fuse into the bulk silicon. Any increase in dopant at the mesa perimeter 
which occurs via this mechanism will lower the local breakdown voltage. In 
the one case where the As results most nearly approached those for phos­
phorus, the oxide was grown slowly in pure 02 allowing maximum time for 
the arsenic to diffuse away from the surface. As a result of these experi­
ments we settled on phosphorus as the n-dopant and the steam-argon oxida­
tion cycle described above. 
6.9 Mesa Strip 
The wafer is now ready for barrier formation except for the fact that the 
barrier region is still covered by the original nitride and oxide layers. These 
are etched away by means of the usual hot phosphoric acid and buffered hydro­
fluoric acid etches. 
We found that at this point it is advantageous to etch between 1p and 2p 
off the mesa top. This step was originally introduced at an earlier stage of 
process definition when the sequence was somewhat different. The getter 
cycle then followed mesa formation and passivating oxidation, With this 
procedure, every diode subsequently fabricated was a short. We found it 
necessary to deposit an additional SiO2 layer, 6000% thick, over the already 
formed mesa tops and edges in order to protect them from the POC13 en­
vironment of the getter furnace. Even with this additional protection, how­
ever, 5 percent to 10 percent of the diodes formed still showed large ohmic 
shunt leakage which saturated with increasing reverse bias. 
-2 2
These experiments were performed with diodes of 10 cm area, 
whereas 25 or 50 amp diodes require approximately 0. 5 cm 2 area. Assum­
ing that the density of shorts is randomly distributed over the area of any 
wafer even a 95 percent yield of small diodes results in only 7 percent good 
large diodes. 
An example of this behavior is shown in Figure 53. This diode shows 
reverse leakage current which, at the outset, increases linearly with applied 
voltage and which finally saturates at a level far higher than the thermionic 
value. This behavior may be understood by means of the model shown in 
Figure 54. 
0 
We believe that the protective 6000A SiO2 cover is not perfect and that 
some component of the phosphorus-rich gas mixture of the POC13 getter 
furnace penetrates it, attacks the Si3N4 on the mesa top, and dopes the sili­
con surface heavily n type. This very likely occurs at mesa edges, since 
this is the place where mechanical stresses arising from thermal expansion 
and geometry are greatest. When the mesa is subsequently stripped and the 
Schottky barrier formed, contact is also made to the heavily doped n+ region. 
This contact is a tunneling Schottky and is thus ohmic. Its conductance at 
low applied voltage is determined by the spreading resistance from the 
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Figure 53. Current-voltage characteristic of a diode exhibiting a 
getter-inducedohmic barrier shunt 
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BARREROMICSi O2 
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Figure 54. Idealized model of barrier shunt 
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heavily doped region. The current saturates due to the pinching off of the 
conductance path by the spreading depletion width of the proper Schottky 
region. The specifics of Figure 53 are -consistent with this model. The 
shunt resistance calculated from the initial slope .at V = 0 is 2. 5 x 103n 
which corresponds to the spreading resistanc6 of a pinhole 51 in diameter. 
It is noteworthy that the current saturates at about 50 volts which corre­
sponds to the depletion width of the 2.5 '-cm material. 
- 2 cm 2This difficulty was completely eliminated for the i0 area diodes 
by adding the step of etching I to 2p off the mesa tops after the getter cycle 
and before the barrier formation. This step etches away any heavily doped 
regions which may occur, thus removing the cause of the short. This etch 
step was found to be useful even in the absence of any n+ shunts. An ex­
ample is shown in Figure 55 which .compares reverse characteristics ob­
tained from typical diodes from two halves of a single wafer. The upper 
trace, characteristic of diodes which have been gettered, slow cooled but 
not mesa etched, shows no leakage at low values of reverse bias but exhibits 
microplasma breakdown starting at 30 volts. The mesa etched devices, on 
the other hand, do not show any reverse current other than thermionic out 
to 160 volts where they break down via microplasmas. Evidently our getter
cycle does not.dissociate and remove all of the heavy metal complexes that 
are located near the original Si-SiO2 interface. Etching away the Si near 
the interface clearly removes the impurities. 
The effects of the getter cycle and mesa etching may be seen in statisti­
cal fashion by means of Figures 56, 57, and 58. Several otherwise identical 
wafers were -processed in slightly different ways in an attempt to define the 
most nearly optimal procedure. The reverse bias corresponding to 1 ma 
leakage (i0 - 1 amp/cm 2 ) was measured for each diode. The results are 
plottedin Figure 56. Samples 881 and 881E are two halves of a wafer that 
was gettered but not slow cooled. Sample 881E was mesa etched before 
barrier formation whereas 881 was not. It is clear that the mesa etching 
was useful in shifting the distribution to higher breakdown voltages. Samples 
883E and 882E were both slow cooled and mesa etched differing only in that 
the phosphorous glass remained on 882E until after the Pt Si deposition, 
whereas 883 had its phosphorous glass removed-before Pt-Si formation. 
The time of removal of the phosphorous glass doesn't seem to make any 
difference. A comparison of 882E or 883E with 881E, however, shows 
that slow cooling is beneficial. Figure 57 shows a similar distribution for 
1. 3 2 material having lower bulk breakdown which was gettered, slow cooled, 
and mesa etched. These results are quite similar to those of 883E or 882E. 
Another comparison is shown in Figure 58. Sample 951 was ungettered but 
mesa etched, and 952 was gettered, slow cooled, and mesa etched. Again, 
the combination of gettering, slow cooling, and mesa etching gives the 
superior results. 
The rocess was thus defined by means of experiments on diodes with 
i0 -2 cm2 area. The original sequence had the getter cycle appearing after 
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Figure 55. Comparison of two diodes showing the effects of mesa etching
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the passivating oxidation. In the course of fabricating the large .6 cm 2 size 
devices, however, we found that yields of large diodes and diode quality 
were greatly improved by gettering before mesa definition. 
An example showing the effects of light mesa etching of large area 
diodes just prior to barrier formation is presented in Figure 59. Here we 
show the reverse I-V characteristics of two halves of a single wafer. One 
half has been lightly etched prior to Pt-Si barrier formation and the other is 
unetched. The leakage currents of the good diodes in the etched case are 
clearly far less than those of the unetched halves, corroborating the results 
obtained for small area devices. 
50V/div 
a) MESA ETCHED 
2ma/div 
50 V/d iv 
b)MESA UNETCHED 
Figure 59. Comparison of the reverse leakage currents for 
two halves of a single wafer. One half was mesa etched 
prior to barrier formation and the second half was 
unetched. The diode area is 00 6 cm 2 . 
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6. 10 Barrier Formation 
The barrier is now formed by sputtering 600A of Pt onto the wafer while 
keeping the wafer at an elevated temperature. The Pt reacts with the ex­
posed silicon on the mesa tops and the barrier is formed in a way which auto­
matically aligns the metal contact with the SiO2 passivation. The Pt-Si 
Schottky metallization covers the entire mesa top, thus preventing edge 
breakdown. 
6.11 Aqua Regia Etch 
The unreacted platinum is removed by etching the wafer in hot (500C) 
aqua regia; the platinum is dissolved while the Pt-Si is unaffected. 
6.12 Final Metallization 
The Schottky contact is now built up with successive depositions of 
5000 A of Mo, 1i of Ni and Ig of silver. These were chosen for the follow­
ing reasons: Mo to seal and protect the thin barrier metal, Ni to serve as a 
solderable metal and also to act as a barrier to solder penetration, and 
silvei to provide additional conductance and to prevent oxidation of the Ni 
surface. The Phase II diodes had their backs metallized with 1000 A of Ti 
and 2g of Au to allow eutectic bonding to tungsten backup plates. The Phase 
III diode backs were metallized with 1000 A of Ti followed by 21 of silver 
and i of gold. This metallization was chosen to permit final soft solder 
assembly rather than eutectic bonding. The upper metallization is then pat­
terned photolithographically. The etch used was HNO 3 :H2 SO4 :H20 in the 
ratios -1:1:3. 
6.13 Cleave 
Diodes are then separated by conventional cleaving. 
6.14 Assembly 
The Phase II rectifier assembly proceeded in two stages. The final 25 
amp diodes have an active area of 0.6 cm 2 (0.307 in.) 2 the chip being 
(0. 333 in. )2. Completed, pretested chips were first eutectic bonded to 
0. 460 inch diameter tungsten backup plates at a bonding temperature of 
5000C. The resulting subassembly is easy to handle and is thus easily­
checked for reverse characteristics at this stage. We considered this check 
to be a desirable one to do since this temperature is the highest one that the 
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completed diode sees in assembly. We anticipated that this cycle would re­
sult in significant losses, and wanted to discard bad diodes before final as­
sembly. We were pleasantly surprised, however, with almost perfect yields 
through this step. 
The completed tested subassembly is then mounted to its copper header 
and has its top lead applied. A completed assembly is shown schematically 
in Figure 60. A tungsten top piece (0.280 in.)2 is used to spread the current 
from the copper lead-in wire to the metallized Schottky barrier. The 
solders used were (a) Au-Sn eutectic to bond the tungsten backup plate to the 
copper stud, (b) high-lead soft solder to bond the top tungsten piece to the 
metallized Schottky diodes, and (c) either the soft solder or the Au-Sn to 
solder the copper lead to the top tungsten piece. The entire assembly of 
Figure 60 was soldered together in one step by heating it in hydrogen to a 
COPPER LEAD 
TUNGSTEN DISK 
____Pb-Sn-Ag SOLDER 
__ 5000A Ni 
___ 5000A Mo 
. 
-
--PtSi CONTACT 
-..-- SI LI CON CHIP 
. ---
IO00A Ti
 
SGOLD TUNGSTEN 
DISK. 
-COPPER 
STUD 
Figure 60. Schematic view of diode assembly 
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temperature of 3 500 C. The diode is now ready for standard hermetic seal­
ing. We chose, instead, to encapsulate the mounted diode in silicone rubber, 
leaving the top Cu lead accessible for measurements. This was done in order 
to avoid any problems connected with possible contact resistance between the 
copper lead and the crimped stainless steel tube of the standard package. 
We found it possible to assemble large-area mesa Schottky diodes by 
means of the procedure described without degrading their reverse bias char­
acteristics in any serious way. Figure 61 shows the reverse bias character­
istics of two diodes in both initial chip form and after final assembly. Diode 
6-1-5 shows no change in leakage current and no effects of assembly except 
for a slightly higher final breakdown voltage. This is likely due to the field 
shielding effect of the overlapping contact metallization. Diode 17-1(1, 3) 
also exhibits an increase of breakdown voltage in assembled form. It also 
shows a slight increase in leakage beyond 70 volts after assembly. As may
be seen from the characteristic jogs in the I-V trace of Figure 61(d), this 
current is due to the onset of microplasma breakdown. We do not understand 
the reasons for the appearance of microplasmas after assembly, but it is not 
a common occurrence. In any event, this additional leakage current is not 
excessive and does not appear to be the factor determining the diode break­
down. 
We experienced considerable difficulty with parasitic series resistance 
in forward bias with many of the large area Phase Il diodes assembled in this 
manner. The details will be presented later in Section 7. Experiments were 
performed in order to identify the source of the "extra!' series resistance 
and to develop processing and assembly procedures to eliminate it. 
A series of samples was prepared from our usual epitaxial substrate 
(p .012 -cm) material. No lightly doped Si was grown, as would normally 
be the case in actual Schottky diode fabrication, but the substrate processing 
and metallization were varied. Changes in sample resistance due to these 
variations could thus be studied without their being obscured by the rela­
tively high resistance of an epitaxial layer. Additionally, in this effort we 
abandoned the eutectic bond chip mount down approach in favor of an all' 
solder assembly. This was done in order to simplify the assembly pro­
cedure, to relax the flatness specification on the W backup plate required for 
uniform,. full area, wetting to the Si chip, and to obviate contact resistance 
problems as will be discussed below. 
The processing for the various samples, fabricated in all cases from 
•0162-cm antimony doped substrates was as follows: 
OC7 - Wafer directly metallized with sputtered Ti (1000 AL), 
sputtered Ag (1. 8 1), and sputtered Au (5000A) on both top 
and bottom. 
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Figure 61. Comparison of diode reverse characteristics before and 
after final assembly 
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OC8 - Wafer directly metallized with evaporated Ti (1000 A), evap­
orated Ag (1.8 ), and sputtered Au (5000A) on both top and 
bottom.. 
OC9 - Wafer was subject to heavy phosphorus diffusion (Ns = 
5 x 1020) into both top and bottom and Ti, Ag, Au sputtered on 
both top and bottom. 
OC10 - Wafer was phosphorus' diffused both top and bottom as 009 but 
metallization was evaporated Ti, evaporated Ag-, and sput­
tered Au. 
OC1 	 Wafer was phosphorus diffused into top and bottom. The ini­
tial top metallization was "low temperature" Pt-Si formed in 
the usual manner directly upon the .01M-cm material. The 
top was then metallized with our usual sequence Mo, Ni, Ag 
with an additional 1000 X of Au to prevent silver tarnishing. 
The bottom was metallized with evaporated Ti, Ag and sput­
tered Au. 
OC12 - This wafer was processed exactly as wafer 11 except that the 
Mo layer was omitted. 
These wafers were cleaved into .333" chips and were .solder assembled 
using two different solders, hard eutectic AuSn solder melting at 2800C, and 
a soft Sn-Pb-Ag solder melting at 1800C. In addition, a sample (OC7) was 
assembled for which the semiconductor chip was left out, the only resistance 
thus being that of the metal parts and the solder layers. 
Representative results are shown in Figure 62. In every case where 
the substrate was metallized directly with no additional phosphorus diffusion, 
the sample current-voltage characteristics showed rectification and high 
(>5 milliohm) resistance independent of metallization procedure or the 
solder used. 
The reasons for this behavior is due to the relatively low doping 
(5 x 1018) in the standard . 01 -cm epitaxial substrate. This concentration 
is not high enough to allow much tunneling to occur and the relatively high 
Schottky barrier height to n-Si produces a high impedance contact. Samples 
which were phosphorus diffused to a surface concentration high enough to 
permit tunneling (5 x 1020) on the other hand, showed low resistance charac­
teristics (with exceptions to be discussed below) essentially independent of 
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Figure 62. Current-voltage characteristics for representative samples 
from wafers 0C7-OC11. Both polarities of current flow are shown. 
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metallization procedures or the solder used in assembly. A complete sum­
mary of the results are given in Table V below. The first number identifies 
the wafer and the second the sample. 
TABLE V 
ASSEMBLY RESULTS 
Sample Solder Assembly Temp R s (milliohm) 
OC7-1 
7-2 
7-3 
Au-Sn 
Au-Sn 
Pb-Sn-Ag 400 
15 
12 
20 
OC8-4 
'8-5 
8-6 
Pb-Sn-Ag 
Pb-Sn-Ag 
Au-Sn 
300 
300 
360 
15 
4 
7.5 
OC7 No semiconductor .1 
OC9-8 
9-9 
9-10 
Pb-Sn-Ag 
Au-Sn 
Au-Sn 
240 
360 
360 
1 
1 
1 
bCIO-11 
10-12 
10-13 
10-14 
Au-Sn 
Au-Sn 
Au-Sn 
Pb-Sn-Ag 
380 
350 
350 
350 
2 
.8 
.8 
.67 
OC9-15 
9-16a 
9-16b 
Au-Sn 
Au-Sn 
340 
340 
(reheat 16a to 460) 
.75 
.75 
1.33 
OCII-17 
11-18 
Au-Sn 
Pb-Sn-Ag 
350 
280 
.625 
.65 
OC12 -19 
12-20 
12-21 
Au-Sn 
Pb-Sn-Ag 
Au-Sn 
350 
350 
350 
2.5 
.7 
4 
The bulk resistance of the epitaxial substrate corresponding to these 
samples is 0. 5 milliohm, which when added to the 0. 1 milliohm result for 
the metal drops obtained from sample OC7, gives an ideal value of 0.6 x 
10-3 ohm. The results from wafers OC9-OC which vary from. 65 milli­
ohm to 1 milliohm are thus very close to ideal. 
The results from wafers 9 and 10 indicate that there is no advantage to 
evaporation over sputtering, and that the differences between the hard AuSn 
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solder and the soft Pb-Sn-Ag solder are minimal. The results from wafer 
11 which has the Schottky metallization and the top contact buildup shows 
that the presence of the Schottky barrier together with its associated metal­
lization has not introduced any additional parasitic resistance. Wafer 12 
gave erratic results due to the fact that, in the absence of the Mo layer, the 
Ni exerted enough stress on the Si through the Pt-Si film to detach itself in 
places. In the process it cleaved the silicon indicating excellent adherence 
between the various metal layers. 
There is some indication from these results that it is undesirable to 
allow the assembly temperature to exceed the Au-Si eutectic temperature of 
3700C. This may be seen in the higher resistance of sample OC10-11 as 
compared with either OC9-10 or OC10-12 and in the increase in the re­
sistance of OC16 after reheat to 4600C. The reasons are connected with the 
specifics of the Au-Si eutectic alloy cycle. The solubility of phosphorus in 
Si at any reasonable alloy regrowth temperature is considerably less than 
the 102K 1021 cm- 3 that can be quenched in from a high temperature diffu­
sion which is necessary, •as we have seen, for good ohmic contact. If gold 
alloying is allowed to take place with the back of the Si chip during-assembly
the thin (1-2 micron) phosphorus diffused layer may be completely dissolved. 
Upon cooling the regrown silicon will reject the dopant to the solvent de­
pleting the surface of the high concentration needed for tunneling. This will 
lead to an increased contact resistance. The degree to which this takes 
place will depend upon such factors as (1) depth of the high concentration 
phosphorus diffusion, (2) the amount of gold solvent available, (3) the alloy­
ing temperature, and (4) the specific details of the thermal gradients and 
rates of cooling during the regrowth process. 
We decided to bypass all of these problems in the assembly of the Phase 
III diodes by using an assembly procedure that maintained in an undisturbed 
state the high concentration phosphorus layer diffused into the diode back 
during the getter cycle. In brief, we used solder assembly at low tempera­
tures rather than eutectic bonding. 
6.15 Capping 
The final step in device fabrication is that of capping. We utilized a 
hermetic resistance weld seal and lead crimp. By contrast with our initial 
expectations the lead crimp introduced no additional resistance. The reverse 
characteristics of some diodes, however, were degraded somewhat by the 
ring seal step. The breakdown voltages were lowered by 10-15 volts. This 
problem was solved by coating the mesa periphery with a thin layer of a 
silicone rubber prior-to capping. The difficulty was evidently caused by 
spattering of metal upon the exposed passivating oxide during the ring weld. 
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Figure 63. Reverse I-V characteristics of a Phase I4 100 volt diode 
at various stages of its fabrication 
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The reverse leakage characteristics of diode 217-3 1, 2 are shown at 
various stages in its history in Figure 63. The room temperature leakage 
in chip form prior to assembly is presented in A and the leakage just prior 
and following capping are shown in B and C respectively. It is clear that 
there is no substantial change in the leakage throughout the sequence. 
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Section 7 
RESULTS OBTAINED ON LARGE AREA DIODES 
7. 1 Reverse Bias - Yield and Quality 
While barrier parameters were determined from experiments done upon 
diodes having area 10- 3 cm 2 and wafer processing procedures were devel­
oped using diodes of 10-2 cm 2 area the bulk of our actual wafer fabrication 
was done for diodes having 0. 6 cmy area. This is the size appropriate for 
the 25 amp 200 volt and the 50 amp 100 volt diodes as have been described 
above. Epitaxial material varying in resistivity from 0.8 to 3.4 2-cm was 
processed. Thirty-three lots of 3 to 6 wafers per lot have been processed 
in all. The major focus of effort in the fabrication of large diodes has been 
on the improvement of reverse characteristics in a manner consistent with 
providing low forward contact resistance. 
The mesa process as initially developed with small (10- 2 cm2 ). diodes 
was not capable of producing high yields of high quality diodes. Initial yields 
were at best 1 to 4 diodes per wafer out of a possible 14 per 2-inch wafer, 
and the reverse characteristics of these diodes were typically soft as shown 
in Figure 64(a), or leaky from the outset as shown in Figure 64(b). An ex­
ample of one such early wafer is shown in Figure 65. The I-V character­
istics of each of the 14 diodes on the wafer is shown in the picture at the 
position corresponding to its actual location on the wafer. Most of the diodes 
break down at low voltages with only four having blocking capability greater
than 50 volts. A room temperature reverse bias characteristic of one of 
these diodes is shown in Figure 64(b) where a nonthermionic component of 
current is seen even at low voltage. This extra current is not very tem­
perature dependent, increasing, as may be seen in Figure 66, by no more 
than a factor of 2 at 107 0 C. While this type of leakage Was thus not overly 
serious insof6.r as the 100 0 C reverse leakage specifications were concerned, 
we felt it desirable to eliminate it and achieve more nearly ideal room tem­
perature reverse cutrents. Small adjustments were made in the processing 
sequence which had the eventual result of improving yield, uniformity, and 
diode quality. The final process sequence resulting was described- above in 
Section 6. 
Near the ends of each of the Phase II and Phase III efforts several lots 
were processed in a disciplined manner. Process variations were not al­
lowed and material was put through in a sustained way in order to get some 
feeling for reproducibility and yield. A typical wafer from these last -lots 
is shown in Figure 67(a) and the best wafer is shown in Figure 67(b). These 
wafers show that high-quality diodes can be fabricated even in this large 
diode size at yields greater than 70 percent. 
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Figure 64. Reverse characteristics illustrating soft characteristics 
and excess leakage at low voltage 
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Figure 65. Spatial distribution of reverse diode characteristics for 
a wafer from one of the early lots 
I 
Figure 66. Reverse bias characteristic at 1070C for the leaky diode
 
of Figure 34(b). The leakage current is essentially unchanged
 
from its room temperature value.
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Figure 68 shows the distribution of breakdown voltages for all the wafers 
of these last lots. In no case was the yield of diodes having breakdown volt­
age above 100 volts less than 50 percent. For the best wafer the yield was 
93 percent. 
The measured breakdown voltage distributions for the large area diodes 
of the Phase II effort are shown~in Figure 69 where a comparison is made be­
tween them and Vmax, the theoretical maximum value. Vmax is the micro­
plasma free bulk avalanche breakdown voltage corresponding to the resistivit 
of each diode. These results scatter between the lines V = 0.5 Vmax and 
V = 0.7 Vmax. Corresponding results for the 100 volt design of the Phase III 
work are shown in Figure 70. Breakdown voltages for these diodes cluster 
rather closely about values corresponding to 70 percent of the theoretical 
Vmax. This then would seem to be the proper value for a practical design 
rather than value of f = 0.8 assumed in Section 5.2. 
Many of the diodes exhibited "pushiness" in their room temperature re­
verse bias characteristics. That is, the device avalanche breakdown slowly 
moves out to higher values through the course of measurement, finally satu­
rating after a minute or so at values 10 to 20 volts higher than at the outset. 
This is a well-known phenomenon in reverse biased passivated p-n junctions. 
It, is characteristic of diodes where.for one reason or another, avalanche 
multiplication takes place at the silicon surface where the p-n junction inter­
sects the SiO2 passivation. As the multiplication process continues, elec­
trons from the avalanching region are accelerated towards the passivating 
oxide, tunnel into it, and are trapped. These trapped electrons act to reduce 
the local electric field, thereby allowing greater applied bias to be applied 
before the avalanche occurs. 
We conclude that our "pushy" mesa Schottky diodes likewise have their 
highest electric field region at the intersection of the Schottky barrier with 
the passivating oxide. When avalanche breakdown occurs it takes place right 
there at the periphery of the mesa top. We do not know the reason for this 
field enhancement at the diode periphery. It may, however, be due to residua 
heavy metal complexes that are ungettered and that have not been removed by 
the light mesa etch just prior to barrier formation. 
We made careful measurements of the capacity-voltage characteristics 
of small area (10-2 cm 2) test Schottky diodes located on the same wafers as 
were processed in the fabrication of the 50 A 100 volt diodes. We used these 
data primarily to obtain the basic material parameters, resistivity and epi­
taxial thickness needed to calculate the forward resistance of these diodes. 
Typical results obtained by straightforward differentiation of the experimental 
C(V) vs. V data are shown in Figure 71. Once available, these curves may 
be directly integrated to yield experimentally determined values for Emax, 
the electric field at the metal-Si interface of the Schottky barrier. Values 
of Emax corresponding to the wafers of Figure 71 are shown in Figure 72. 
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As may be seen, the electric field corresponding to the 100 volt reverse 
breakdown typical of the 50 amp devices obtained from these Wafers is a re­
spectable 2.6 x i05 V/cm. Electric field values at breakdown for all of the 
50 amp diodes fabricated fell between 2.4 x 105 V/cm and 2.8 x 10 5 V/cm. 
This is to be compared with the critical breakdown field of 3.15 x 105 V/cm 
for Si at 2 x 101 5 impurity concentration. 
The reverse characteristics of two diodes are shown in Figures 73 and 
74. Figure 73 is typical of the results obtained in our early lots, and Fig­
ure 74 is typical of the later results. Results are shown for both room tem­
perature and for 12 5oC. The diode of Figure 73 shows very low leakage at 
room temperature and an ideal characteristic dt 1250C out to approximately 
100 volts reverse bias. The reverse current begins at 1 ma near V = 0 and 
increases to 11 ma at 100 volts. These values are completely accounted for 
by calculating the thermionic emission current over the Schottky barrier. 
The low voltage value of I ma corresponds to thermionic current over a bar­
rier of 0.79 eV as determined by forward current measurements made on 
test diodes on the same wafer. The reverse thermionic current increases to 
7 ma at 80 volts reverse bias due to 55 mv of barrier lowering associated 
with the barrier field of 1. 8 x 105 v/cm at 80 volts. Above 80 volts, addi­
tional nonideal current appears and the diode finally breaks down at 120 
volts. Thermionic barrier current is also seen in Figure 73 (b). It is the 
same magnitude as that in Figure 74, except here it is added to the nonideal 
leakage component which appears to be unchanged from room temperature. 
All of the good diodes from the last three lots as well as many of the early 
diodes exhibited theoretical saturation current out to electric fields of ap­
proximately 2 x 105 v/cm for temperatures above 1000C. 
In the course of our fabrication of large diodes we processed epitaxial 
material produced in many separate runs obtained from three entirely differ­
ent sources. It is not possible for us to come -to any precise conclusions 
about the correlation between epitaxial quality and reverse breakdown. 
Nevertheless, some comments are in order. As was stated above, we were 
unable to get reasonable yields from material supplied by one of our sources 
while getting good results from other suppliers' wafers processed-in the same 
way. We conclude from this that there is some minimum level of epitaxial 
crystalline quality and purity required for the successful fabrication of mesa 
Schottky diodes. There was no explicit specification on the crystalline quality 
of the other two suppliers' material. This leads us to the belief that ordi­
nary, production run material of reasonable quality is adequate for high yield 
fabrication, and ultrahigh quality is unnecessary. 
A specific example buttressing this belief is given in Figure 75 where 
photomicrographs of several different regions of diode (1, 2) of wafer 17-1 
are shown. At least three different kinds of crystalline defect are present 
in this diode as well as a process-induced defect. Dislocations occurring 
near and at the mesa edge may be seen in Figure 75(c); dislocation lines are 
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visible in Figure 75(d); and unidentified fine scale growth defect is shown in 
Figure 75(a); and a hole in the mesa caused by a pinhole in the Si3N4 laver is 
evident in Figure 75(b). Notwithstanding all these defects, this diode is the 
best diode of wafer 17-1, exhibiting voltage breakdown greater than 130 volts. 
This may be seen in Figure 76(a). Needless to say, there are defects that 
will result in shorted diodes. Each of the diodes of wafer 17-1 that exhibit 
low voltage breakdown; (4, 1), (4,2), and (5,3), has a gross defect associated 
with it. Diode (5,3) has had a corner chipped off [Figure 76(b)], diode (4, 1) 
has an epitaxial growth hillock [Figure 76(c)], and (4,2) shows an assembly 
of micron-sized defects which may be impurity precipitates localized in a 
well-defined area [Figure 76(d)]. 
7.2 Forward Characteristics 
Detailed forward I-V characteristics for three assembled diodes are 
given in Figures 77 and 78. Diode 2-15-3, shown in Figure 77, was fabri­
cated on 1 S-cm epitaxial material 10p thick. The current increases at 
room temperature exponentially with applied voltage from 10A amp to 1 amp 
forward at the rate of 64 mv per decade. This leads to an "I value in the 
expression 
1= exp OS 
of 1.08. Above 1 amp the current increases less rapidly than exponentially 
due to the series resistance of the diode. The measured value of series 
resistance, Rs, obtained from the data of Figure 77 is 2.4 x 10-3 ohm. The 
value of the semiconductor bulk series resistance calculated from the mea­
sured resistivity and epitaxial thickness is 1.8 x 10-3 ohms. This Schottky 
rectifier is thus near ideal in its forward characteristics; having an "n" 
value close to unity, and exhibiting a series resistance very close to the bulk 
value. This diode has current handling capability greater than 100 amp since 
its epitaxial voltage drop is so small. 
Diode 6-14, shown in Figure 78, was made on 2.90-cm epitaxial ma­
terial 12p thick. The 'W' value in this case is 1.07, and the measured ohmic 
series resistance is 6 x 10-3 ohms. This value, once again, corresponds 
very closely to the value of 5.8 x 10 3 ohms calculated from the resistivity 
and thickness of the epitaxy. A comparison of this diode with 2-15-3 shows 
how much more serious the parasitic epitaxial voltage drop is for this higher 
resistivity. Also shown in Figure 78 is the I-V characteristic of diode 
17-141,3). This diode is quite similar in construction to 6-1-4. The epitaxy 
here is 3.2 ohm-cm 11. 3p thick, giving a diode epitaxial resistance of 
6 x 10-3 ohms. The forward characteristic of this diode, however, is far 
from ideal. Current rises exponentially with applied voltage at the reasonable 
rate of 63.8 mv per decade for an "if" of 1.06. The measured series resist­
ance in this case, however, is 25 milliohms. 
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There is clearly extra resistance in this rectifier over and above that of 
the epitaxial silicon which introduces very large parasitic voltage drops at 
high currents. At 10 amp, for example, the series drop for this rectifier is 
250 my, more than four times the proper value. 
This additional resistance showed up on many, but not all, of the as­
sembled Phase II diodes. Independent measurements of the epitaxial thickness 
and resistivity were made on test elements from most of the wafers that 
yielded finished, assembled diodes. Table VI lists these values and the epi­
taxial resistance, Repi, derived from them together with the experimental 
values of Rs, the diode series resistance. As may be seen, the measured 
resistance for these diodes ran, on occasion, more than twice the values 
expected. The source of this difficulty and its erratic nature was identified 
by the series of experiments described in Section 6.14 above. The parasitic 
resistance was due to insufficient dopant at the back chip contact to permit 
tunneling to take place. 
This problem was solved by the change to the all-solder assembly pro­
cedure described in Section 6.14 and by the care we took to maintain the 
dopant concentration at the wafer back at a value greater than 1020 cm - 3 . 
Figure 79 is a histogram of the measured resistances of the approximately 
sixty, 50 ampere, Phase III diodes assembled in this way. The resistance 
15 -
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Figure 79. Distribution of normalized resistance for finally 
assembled Phase mI diodes 
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TABLE VI 
RESISTANCE OF MOUNTED DIODES 
Diode 
No. 
Measured 
Resistance 
(milliohm) 
P 
(ohm-cm) 
t 
(microns) 
Repi 
(hilliohm) 
1-34-2 
1-34-3 
2 
2 
0'
. 
77 11.5 1.5 
2-15-3 2.4 1 11 1.8 
6-1-1 
6-1-2 
6-1-3 
6-1-4 
6-1-6 
10 
6 
6 
6 
7 
2.9 12 5..8 
6-2-1 
6-2-2 
10 
10 
2.9 12 5.8 
6-3-2 
6-3-3 
6-3-4 
6-3-6 
8 
8 
8 
7 
2.9 11 5.3 
6-5-4 10 2.9 12 5.8 
7-1-3 
7-1-5 
15 
15, 
3.0 13 6.5 
7-4-1 
7-4-2 
7-4-4 
7-4-6 
7-4-8 
13 
'9 
7 
9 
7 
3.0 13 6.5 
7-5-1 
7-5-2 
9 
7 
3.0 13 6.5 
17-1(1,2) 16 3.2 11.3 6 
17-1(1, 3) 25 6 
17-4(2,2) 15 3.4 11.5 6.5 
was measured at 50 ampere forward current and was normalized to the value 
calculated from the measured epitaxial thickness and doping concentration. 
The results from the seven wafers represented here fall within 20 percent of 
the expected values. The resistances measured for diodes originating from 
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any single wafer were even more consistent, typically varying by no more 
than 5 percent. 
The -forwardI-V characteristics of the 50 A Phase EII diodes were very 
close to ideal. The measured values of current and bias followed the ideal 
thermionic expression, 
s (qT)=I [exp -1] 
to within the precision of measurement (1 percent in current and 2 mv in 
voltage) over the five decades of current from several microamps to several 
hundred milliamps where series resistance can be neglected. The values of 
n obtained are all quite close to 1.0. Their distribution is shown in Figure 80 
Pt=Si<III>Si 
225 A=0.6 CM
20 
-o 
215­
0 
I5 
nI0 
[0 102 104 1.06 108 1 10 
IDEALITY FACTOR 
Figure 80. Distribution of "n" 
7.3 Test Results 
Each of the diodes delivered was characterized in both forward and re- ­
verse directions. The results for the Phase II diodes are presented in tabu­
lated form in Table VII. Data presented are:. (1) detailed current-voltage 
characteristics out to 40 amp forward; (2) measured value of diode series 
resistance; (3) calculated value of epitaxial resistance for those wafers 
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TABLE VII 
ELECTRICAL CHARACTERISTICS OF PHASE II DELIVERED DIODES 
V (my) 
(1) 
I (amp) 1-34-2 1-34-3 1-35-2 6-1-1 6-1-2 6-1-3 6-1-4 6-1-6 6-2-1 6-2-2 6-3-2 6-3-3 6-3-4 
lx10 "3 225 236 214 221 170 215 229 231 215 221 234 
2 247 256 238 247 210 214 238 164 248 248 249 247 253 
4 266 274 257 268 242 244 257 218 266 266 279 271 273 
1xo _-2 291 302 282 296 276 279 283 261 290 291 314 303 298 
2 312 321 304 317 300 299 303 283 310 311 338 325 318 
4 331 339 325 337 323 319 223 313 329 330 358 346 338 
1xlO- 1 355 364 347 363 348 345 347 338 354 355 386 373 363 
2 374 383 367 384 368 364 367 357 373 374 407 394 382 
4 399 402 387 405 389 384 387 373 394 395 429 415 404 
xo0 421 429 416 437 419 414 416 403 424 426 459 445 434 
2 442 450 440 467 450 440 442 435 450 453 486 471 459 
4 465 474 468 510 475 472 474 467 484 488 522 506 494 
8 495 504 503 572 522 519 519 514 535 540 565 553 542 
10 507 512 522 600 539 537 538 534 554 561 584 571 560 
20 549 562 584 710 638 610 610 607 635 643 649 642 634 
40 615 614 674 865. 694 695 697 694 730 740 724 724 718 
(2) 
Rs (mR) 2 2 6 10 0 6 6 7 10 10 8 8 8 
(3)
 
Rep1 (m0.) 1.5 1.5 5.8 5.8 5.8 5.8 -5.8 5.8 5.8 5.3 5.3 5.3 
(4) 
V (50 ma) 23 0 CM 76 66 86 112 110 115 105 104 95 110 117 108 102 
(5) 
V (50)'1000 C 112 108 110 110 125 120 
(6)
 
Ve (25 amp) 518 510 497. 497 507 503 499 490 502 503 538 527 515 
235
V. 85 85 245 

f .89 .78 .46 .45 .47 .43 .44 .50 .53 .51 
V (my) 
I (amp) 6-3-6 6-5-4 7-1-3 7-1-5 7-3-1 7-3-2 7-4-1 1-4-2 7-4-4 7-4-6 7-4-4 1-5-1 7-5-2 
- 3 

Ix1O 222 226 212 203 149 217 206 206 227
 
2 244 244 230 224 202 248 238 221 230 249
 
4 - 266 262 249 242 228 272 263 231 254 256 254 269 
lxl0 "2  295 286 274 367 276 305 293 276 292 294 281 296 
2 316 306 293 286 304 '327 323 306 318 319 251 304 313 
4 336 325 314 306 329 349 33 333 340 342 318 324 337 
1x10 - 2 362 350 339 334 360 376 354 362 368 369 351 550 362 
2 381 370 359 354 384 399 385 384 389 390 376 " 370 388 
4 403 391 381 377 414 425 408 407 412 414 400 392 403 
1 433 424 407 414 446 466 443 440 443 445 433 424 434 
2 458 463 448 448 514. 512 476 469 469 474 460 454 460 
4 491 491 493 496 592 576 525 508 506 514 494 492 495 
8 538 548 542 570 708 675 596 561 554 566 542 550 546 
10 556 570 593 602 750 717 628 584 574 589 562 575 566 
20 628 660 718 725 907 658 742 670 650 680 638 676 648 
40 708 762 895 870 1.080 1.022 884 778 739 785 724 614 743 
(mR) 7 10 15 15 30 22 13 9 7 9 7. 9 7R 3 
Rep, (m9) 5 3 5.8 6.5 6.5 6.5 6.5 6.5 6.5 6.5 6.5 6.5
 
0
V (50 ma) 23 CM 120A 100 100 140 112 130 115 110 122 115 108 120 
V (50) .100oc 120A 104 105 105 110 125 105 108 108 110 110 110 120 
Vex (25A) my 513 . 498 486 485 527 544 526 526 531 531 520 507 520 
Vm 260 260
 
f .51 .44 .42 .47 44 .42 .42 .46
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measured: (4) the reverse bias at which the current is 50 ma at room tem­
perature; (5) the reverse bias at which the current is 50 ma at temperatures 
greater than 1000C measured prior to final assembly; (6) the barrier drop 
at 25 amp forward obtained by subtracting the ohmic drop from the measured 
diode bias at 25 amp; (7) Vmax, the theoretically maximum breakdown volt­
age, and (8) f, the ratio of V (50 ma) to Vmx. 
The results for the 50 A Phase III diodes are presented in tabulated form 
in Table VIII. The data presented here include: (1) the measured Schottky 
barrier height before and after capping; (2) n, the ideality factor; (3) measure 
ohmic resistance at 50 amp; (4) calculated ohmic resistance; (5) thermal im­
pedance; (6) the detailed I-V characteristic from 10 - 5 amp to 50 amp; (7) Vm, 
the theoretical bulk breakdown value; and the measured values of reverse 
bias corresponding to 6 ma reverse leakage for the diodes; (8) in chip form; 
(9) after assembly; (10) after capping; (11) after capping and at 1000C. 
The capping step had essentially no effect upon the diode forward char­
acteristics. The barrier heights before and after capping of the diodes de­
livered are given in Table VIII and those of all the diodes assembled are show 
in Figure 81. In almost all cases the change in 0 came to less than 5 milli­
volts. The capping had no effect at all upon either the ideality factor or the 
series resistance. 
We measured the thermal impedance (from barrier to stud) of some of 
the Phase ImI diodes. The results are given in Table VIII and Figure 82. 
Values obtained clustered about 0.2 (OC-cm?/watt), less than twice the im­
pedance expected from the tungsten backup plate. We thus conclude that our 
assembly procedure is a good one. 
The distribution of barrier heights obtained with finished diodes is shown 
in Figure 83. Values appear to be uniformly spread over a 50 mv range.
We have identified the source of this variability as non-uniform heating of 
wafers in the course of barrier formation or metallization. This may be 
seen explicitly in Figure 84 where diode barrier heights are plotted vs. posi­
tion as one goes from left to right across the wafer. Higher barrier heights 
are associated with the left side of the wafer which is always hotter in our 
vacuum system due to radiative heating from the filament generating the 
plasma discharge. The barrier heights range upwards to the 0.85 appropri­
ate to conventional platinum silicide. More uniform temperatures will tighten 
the distribution to 10 my. 
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ELECTRICAL CHARACTERISTICS oF PHASE III DELIVERED DIODES 
Diode No. 
Barrier 
Height(mihvolt) Idealtyactor 
Measured 
Resistance 
at(mllio s) 
Calculated 
Rellisneds) 
Thermal 
Impedance 
watt 
2 
_ 10 o - 4  
Foward Bias (mr) 
For Current in Amperes Shown Below 
1o o -2 10 - 1 10 20 40 50 Vm 
Reverse Bias for 6 ma (volts) 
Chip Capped CappedForm Assembled T=250 C T=1000C 
214-i 4,3 794 1.04 4.0 3.8 098 158 220 280 337 412 529 602 700 740 160 110 120 100 i05, 
214-6 1,3 
3,3 790 
793 
794 
1.10 
1.03 4.1 3.7 .19 
103 
98 
165 
151 
232 
219 
297 
280 
363 
343 
442 
410 
668 
522 
625 
590 
710 
690 
730 
710 
155 98 105 105 110 
107 
215-1 3,2 792 800 1.06 4.2 4.0 101 165 228 290 347 422 538 610 710 740 160 '100 100 105 100 
4,4 794 792 1.03 4.0 .22 096 156 218 278 341 409 516 582 680 710 85 100 - 88 112 
5,2 797- 804 1.04 4.0 10 162 226 288 352 422 540 609 710 730 98 110 110 105 
5,3 793 804 1.05 4.1 110 170 233 295 358 428 544 612 700 730 100 100 100 102 
215-2 2,1 828 841 1.06 3.8 4.4 150 213 274 338 401 469 581 645 730 750 163 120 105 105 120 
2,2 842 843 1.06 3.8 152 214 276 340 397 473 587 650 730 760 110 110 100 103 
3,2 B21 827 1.06 4.0 .18 134 196 259 323 386 457 575 644 720 760 110 115 105 110 
3,3 812 814 1.05 4.2 120 181 243 305 368 438 554 624 710 730 110 120 120 >120 
4, 1 826 83 1.06 3.6 145 207 269 333 397 466 579 642 720 760 120 120 110 >110 
4,34 804 807 1.04 4.0 111 171 233 295 357 426 537 605 700 730 110 110 120 >120 
5,2 813 811 1.06 3.7 .18 118 179 242 305 369 439 555 624 110 740 100 110 105 -110 
215-3 1,3 842 1.05 2.7 3.3 149 211 272 334 396 462 558 605 670 690 170 105 110 105 110 
2,3 835 1.06 2,5 140 208 270 335 398 467 568 618 614 694 115 100 110 106. 
2,4 830 1.06 2.5 147 210 272 336 399 464 560 612 . 670 694 100 100 100 >100% 
3,2 825 1.09 2.4 137 200 267 332 396 466 565 615 672 693 110 100 105 110 
4,3 813 1.06 2.9 121 182 245 308 371 440 541 596 664 685 115 115 100 115 
4,4 833 835 1.05 2.7 .24 142 204 266 330 394 462 568 622 690 720 105 115 110 >110 
5,2 808 1.07 2.9 116 178 242 305 369 438 536 690 660 683 100 100 100 105 
215-4 1,2 
2,1 
821 
816 
1.06 
1.09 
2.9 
2.8 
3.4 129 
125 
190 
191 
253 
255 
310 
319 
379 
383 
447 
452 
"545 
548 
596 
595 
600 
660 
690 
680 
170 90 
95 
100 
95 
95 
95 
100 
102 
2,3 817 1.09 2.9 118 181 246 312 376 447 545 605 670 700 105 105 110 >110 
3,2 814 810 1.06 3.1 120 180 243 304 367 436 536 589 60 680 105 105 95 . 99 
5,3 620 1.06 3.0 129 190 253 317 380 449 549 602 670 700 100 105 105 110, 
217-3 1,2 845 842 1,07 3.1 3.6 .24 152 216 278 342 406 475 584 638 705 730 160 110 110 110 120 
1,3 844 840 .1.07 3.2 .20 149 213 275 338 402 471 579 636 700 730 1.105 - 110 115 110 
3,5 834 830 1.06 3.1 .21 137 190 262 325 389 45? 558 012 690 710 95 95 95 102 
4,3 845 1,06 3.3 .37 153 211 278 343 406 475 580 635 105 730 105 110 110 115 
4,4 845 1,06 .25 154 217 278 343 406 475 580 640 105 730 100 100 100 105 
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Figure 81. Barrier heights for assembled diodes before and after capping 
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Section 8
 
REVERSE RECOVERY TIME
 
It is extremely difficult to measure short recovery times at large cur­
rent values. We therefore did not measure the reverse recovery times of 
the final large rectifiers. We did, however, measure recovery times for 
several smaller (10-2 cm 2 ) mesa Schottky rectifiers that were processed in 
exactly the same manner as were the large diodes. These measurements 
were made at current density equal to or greater than the 42 amp/cm2 cor­
responding to the rated 25 amp of the large diodes. A typical result is shown 
in Figure 85. The circuit used for the measurement is also shown. The 
diode header used was not properly matched to 502, so severe reflections are 
seen. Nevertheless, there is a small difference between the zero reverse 
bias and the 10 volt reverse bias current waveforms. 
The -10 volt curve lies below the zero bias curve after the forward cur­
rent pulse ends indicating a small amount of charge being swept out by the 
-10 volt reverse bias. There is thus some small amount of minority carrier 
insertion. This reverse recovery current is, however, gone within 20 to 
30 nsec.
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Figure 85. Reverse recovery after 60 A/cm 2 forward pulse 
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Section 9 
SUMMARY AND CONCLUSIONS 
Our progress in Schottky diode development to date-may be summarized 
as follows: 
9. 1 Barrier Fabrication 
We have developed manufacturable, reproducible methods for fabricating 
Schottky diodes and for the metals W, Al, low temperature Pt-Si and con­
ventional Pt-Si. 
9.2 Barrier Height Measurements 
Barrier heights for the above metals have been determined for the major 
crystallographic directions of n-silicon. 
9.3 - Barrier Lowering 
Barrier lowering under reverse bias for W, Al, and low temperature 
Pt-Si has been measured allowing us to accurately predict reverse junction 
leakage for any specific diode design. 
9.4 Processing 
We have developed a processing sequence which results in the fabrica­
tion, at high yields, of large area (0. 6 cm2 ), high-quality, mesa geometry 
Schottky diodes exhibiting only thermionic leakage current. This process 
hast worked successfully on several different lots of epitaxial material ob­
tained from several sources. 
9. 5 Practical Breakdown Values 
Test data for large area mesa diodes show that under practical process­
ing conditions avalanche breakdown occurs at reverse voltages that are be­
tween 50 and 80 percent of the theoretical values. The value of 70 percent 
represents a practical design limit. 
9.6 Effects of Assembly on Reverse Characteristics 
We have demonstrated the feasibility of an assembly procedure which 
does not degrade the reverse characteristics of near ideal Schottky pellets 
of large area. 
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9. 7 Diode Resistance 
We have demonstrated that it is feasible and practical to assemble power 
Schottky diodes exhibiting ohmic resistance within a few percent of the 
theoretical epitaxial value. 
9.8 Effects of Assembly on Forward Characteristics 
We have developed an assembly procedure which reproducibly yields 
low resistance contacts to large area Schottky pellets. 
9.9 Applications Areas 
A theoretical study has been performed which broadly indicates the range 
of voltage and frequency for which Schottky power rectifiers are more effi­
cient than junction devices. 
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